Design & Reuse's IP Management Enterprise Platform adds IP-centric revision control front end for targeting IP under development
GRENOBLE, France, Mar. 6, 2013 -- D&R announced today that it has added an advanced design file management front end to its Enterprise IP Management Platform (IPMS™), extending support to include IP under development.
In previous releases, designer support in the "IP Packaging Station™" module was focused on importing IP design files from various revision control systems such as CVS, SOS from ClioSoft, Clearcase from IBM , GIT etc., bundling up the files that were ready for release and importing them into a central IP repository under revision control. From there they could be integrated into a product or project.
The latest enhancement adds a direct interface to revision control systems for IP still under development in the designer's private environment, as well as a seamless flow for importing the IP files into the IP Packaging Station for bundling. From there they can be downloaded from the IP Catalog once they are ready for release.
As one of the first applications, the new release provides this support for IBM® Rational® ClearCase®, one of the most popular revision control systems in the industry today. In addition to supporting basic features such as file check-in, check-out, and private file capabilities, more advanced, "IP-centric" file management features have also been added. These include IP label management, IP file filters, coherent IP version extraction, and IP file selection for IP reuse.
Once IP files are ready to be released or shared, IP files can be seamlessly transferred from the revision control system to the IPMS server, or to an IP repository for user download through the IP Catalog.
In addition, maturity data for IP under development can now also be tracked in the catalog against Design Maturity milestones using a variety of formats, including tables, workflows, and Gantt charts. This makes IP based ASIC project planning easier by providing greater transparency to design progress.
"Being able to seamlessly manage IP from the development stage all the way to production release is critical in an enterprise IP management platform. For our clients to achieve maximum productivity we felt we needed IPMS to cover the entire product life cycle, including the early design phases," said D&R CEO, Gabriele Saucier. Said Gabriele, "Any revision control system can be integrated using this same front end, not just ClearCase. The high flexibility of D&R's XML-based IPMS platform is what makes it so easy to do."
Availability
The enhanced IPMS Platform with IBM Rational ClearCase front end support is available now. Contact Design & Reuse at info@design-reuse.com for more information.
About Design & Reuse
Design & Reuse (D&R) was founded in 1997, the same year it launched its IP web portal, www.design-reuse.com. Today Design-Reuse.com is the industry's premier online IP/SoC marketplace, viewed by 70,000 absolute unique visitors per month (source: Google Analytics). As part of its continuing commitment to support the needs of the electronic design industry, D&R has extended its scope to cover new higher level design approaches with its new site, www.dr-embedded.com. The new site provides a venue for connecting system designers with vendors of subsystems, platforms, and middleware.
D&R also continues to maintain its focus on streamlining IP-based design with its Enterprise IP Management System (IPMS) offering, a Java/XML multi-application, configurable enterprise platform offering the most innovative and straightforward solution for internal and external IP management. This enterprise platform is used today by major telecom companies, fabless IC vendors and IP providers for all facets of internal and external IP management.
|
Related News
- Maxim Selects Methodics as IP Lifecyle Management Platform to Enable Enterprise IP-Centric Design Approach Across Global Design Network
- SandBox Semiconductor Adds Hybrid Metrology Capabilities to Industry's Leading Physics-based, AI-enabled Process Optimization Platform, Creating the First Software Solution to Holistically Address Process Development Challenges
- Cadence Palladium Z2 Enterprise Emulation Platform Accelerates Microchip's Data Center Solutions SoC Development
- Design & Reuse takes its unified IP data center vision to the next level in latest IP Enterprise Management Platform release
- Consortium Microtech International Ltd, Copalp and NQI announced the new innovative and efficient software suite ''Chameleon'' for development of the FPGA based control platform
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |