Renesas Electronics Develops and Supplies Multi-Format Video Codec Hardware IP that Supports Low-Delay Processing
New Product Achieves a Processing Delay of 1 ms Minimum, Making it Appropriate for Real-Time Video Transmission for Automotive, Mobile, and Industrial Equipment
Dusseldorf, March 7, 2013 – Renesas Electronics, a premier provider of advanced semiconductor solutions, has developed and will start supply of a multi-format video codec hardware IP product that supports low-delay processing for automotive information terminals that support High Definition Television (HDTV), mobile devices such as smartphones and tablets, and industrial equipment.
Related |
H.264 Main Profile Encoder |
This new hardware IP features a minimum processing delay of 1 ms, support for encoding functions for VP8™ video codecs, and HD (1920 × 1080) 60 fps (1080p60) performance.
In addition, this new hardware IP implements the same level of hardware scale, low power, and features such as support for 128-bit high-bandwidth data buses and support for the video formats used in the Android™ mobile technology platform, as the IP included in existing Renesas system ICs for mobile applications. Since these features allow the video encoding and decoding adopted by many applications to be performed in a single hardware unit, this IP can provide a superlative cost performance for applications.
Due to the increasingly high performance of mobile equipment such as automotive information terminals, smartphones, and tablets, there are increasing demands for this equipment to transmit not only recordings of earlier video content, but increasingly complex video content as well. One means of implementing this is peer-to-peer video, which entails the compression and decompression of video signals. Thus, with respect to the video codec technology that performs that compression and decompression, there are now strong needs for implementation not only of extensions to earlier video compression standards but also of extremely low processing delay, in addition to demands for higher performance and lower power.
To respond to these needs, Renesas Electronics has developed and is now releasing as a commercial hardware IP that implements the low-delay processing appropriate for real-time video transmission.
Key Features of the New Hardware IP:
1) Achieves a 1 ms minimum processing delay
This hardware IP achieves codec processing in which the delay from the start of data input to the start of the corresponding output has a minimum of 1 ms. This enables the development of systems that require that compressed video data be transmitted with low delay, such as wireless video transmission systems or high-quality video conferencing systems.
2) Strengthened support for video compression standards
In addition to the earlier H.264 AVC, MPEG-2, and MPEG-4 compression standards, a VP8 encoding function has been newly added to this hardware IP to strengthen support for internet content. The IP also supports full HD stereo 3D content with the H.264 MVC standard. The decoding functions support the same standards as earlier Renesas hardware IP, allowing the playback of a wide range of content types.
3) Performance improved to twice that of earlier Renesas products while maintaining the same hardware scale and power consumption
This new hardware IP achieves twice the encoding/decoding performance of the earlier Renesas products, namely full HD video at 60 fps (1080p60), with the same hardware scale and power consumption as the earlier hardware IP. Applications that require simultaneous encoding/decoding of multiple video streams, such as compressed transcoding or video chat, can be easily implemented with a single hardware IP.
With these features and capabilities set, the new hardware IP is well positioned to support automotive, mobile, and industrial equipment. Renesas also plans to release middleware products that conform to the OpenMAX™ IL that operates on general-purpose operating systems such as Linux®, Android, and Windows® Embedded Automotive. Furthermore, in addition to improving performance with higher resolutions and higher bit rates and expanding support for video compression standards such as the high-efficiency video coding (HEVC) next-generation standard, Renesas will continue to respond to market needs in a timely fashion by developing IP optimal for real-time video transmission.
Refer to the separate sheet for the main specifications of the new hardware IP.
Availability
Samples of the new hardware IP on the System on Chip (SoC) of Renesas' R-Car Series and R-Mobile Series are available from April 2013. (Availability is subject to change without notice.)
About Renesas Electronics Europe
Renesas Electronics Europe with its Business Operations Centre located in Dusseldorf, Germany, is a wholly owned subsidiary of Renesas Electronics Corporation (TSE: 6723), the world’s number one supplier of microcontrollers and a premier supplier of advanced semiconductor solutions including microcontrollers, SoC solutions, secure MCU applications and a broad-range of analog and power devices. Renesas Electronics serves its European core markets through its specialised Automotive Business Group and Industrial & Communications Business Group. These business groups are supported by the Engineering Group, which itself includes the European Design Centre; the European Quality Centre that provides technical support to local customers in Europe; and the European Technology Centre to design leading-edge products specifically for the European market. Further information about Renesas Electronics Europe can be found at: www.renesas.eu.
|
Related News
- Allegro DVT to Highlight Latest Multi-Format Video Codec Hardware IPs at Upcoming DAC 2016.
- Renesas Electronics Releases HEVC/H.265 Video Codec Hardware IP as Part of Expansion of Licensing Business
- VeriSilicon delivered multi-format hardware video decoder Hantro VC9000D supporting 8K@120FPS VVC/H.266 to customers
- Socionext Develops 4K/60p HEVC Compatible Multi-Format Codec IC
- Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs.
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |