Cadence Announces First Commercially Available Design IP and Verification IP for Mobile PCI Express
First-of-Their-Kind IP Products Speed Development of Next-Generation Mobile Devices, Combining PC-Class Performance with Extended Battery Life
SAN JOSE, Calif. -- Mar 8, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today introduced the first commercially available design IP (IP) and verification IP (VIP) supporting the new Mobile PCI Express® (M-PCIe™) specification, which enables today’s leading innovators to develop products with both PC-class performance and extended battery life.
“M-PCIe helps boost mobile device performance by delivering best-in-class, highly scalable I/O functionality, enabling the migration of business apps to smartphones and tablets as they take on the role of primary computing devices,” said Al Yanes, chairman and president, PCI-SIG. “We are delighted that Cadence is enabling SoC developers to rapidly adopt M-PCIe by delivering IP and VIP products supporting this standard.”
The new Cadence® M-PCIe IP and VIP solution enables the PCI Express architecture to operate over the MIPI® M-PHY® physical layer technology, extending the benefits of the PCIe® I/O standard to low-power mobile devices including thin laptops, tablets and smartphones. Teaming the benefits of the PCI Express standard with the leading mobile physical interface (M-PHY) is expected to enable greater innovation in mobile devices as technology developed for the wired world is migrated to mobile platforms.
“Mobile PCI Express is foundational to developing the next generation of mobile devices,” said Martin Lund, senior vice president, SoC Realization Group, Cadence. “By providing the IP and VIP supporting the newly minted specifications, customers can now get their cool, new products to market much faster.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence Announces Availability of Industry's First PCI Express 5.0 Verification IP
- Cadence Announces Immediate Availability of Industry's First Verification IP for PCI Express 4.0 Technology
- Cadence Adds Powerful New Capabilities to Its PCI Express Verification IP Including PIPE4 Support
- Cadence Introduces the EDA Industry's First Verification Solution for PCI Express 3.0
- Cadence Announces Development of OVM Verification IP for USB 3.0 and PCI Express 3.0 High-Speed Protocols
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |