A look inside Cadence's IP core strategy
Rick Merritt, EETimes
3/13/2013 2:01 AM EDT
SANTA CLARA, Calif.–The partnership of Lip-Bu Tan and Chris Rowen was feted at the annual CDN Live event here this week, but like all marriages it will take time for its real value to become clear.
Tan believes the future for both Cadence Design Systems Inc., which he leads, and the EDA sector as a whole lies in an integrated set of tools and configurable cores to enable next-generation systems. It’s a reasonable vision that faces a number of tests in the coming weeks and years.
First, Tan must close his acquisition of Rowen’s Tensilica Inc. to gain access to its configurable DSP and RISC cores. He also is waiting on regulators in India to OK his February bid to buy Cosmic Circuits (Bangalore), a company with much of the interface cores needed to wrap around Rowen’s processors.
Then the hard work of integrating Cadence’s tools and staff with those cores and companies begins. At that point, the tool maker will get its first shot at an intellectual property business where one rival--Mentor Graphics Corp.--ventured and failed and another--Synopsys--has a well established business.
Meanwhile, Tan will need to watch his flanks. FPGA vendors Altera Corp. and Xilinx Inc. have been amassing intellectual property cores of their own, particularly in the hot communications sector. They aim to drive chip designs to their own integrated silicon and tool sets.
As it competes with its traditional EDA and emerging FPGA rivals, Cadence also must take care not to sour its relationship with ARM Holdings plc., the world’s largest core vendor. The two companies are partners in pioneering new process technology nodes that represent the most lucrative markets for the EDA vendor.
It’s no walk in the park, but analysts are generally giving the Cadence acquisitions and strategy a cautious thumbs up--so far.
E-mail This Article | Printer-Friendly Page |
|
Cadence Hot IP
Related News
- UBM TechInsights takes first look inside Intel's latest Ivy Bridge processor
- Analysis gives first look inside Apple's A4 processor
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X