A look inside Cadence's IP core strategy
Rick Merritt, EETimes
3/13/2013 2:01 AM EDT
SANTA CLARA, Calif.–The partnership of Lip-Bu Tan and Chris Rowen was feted at the annual CDN Live event here this week, but like all marriages it will take time for its real value to become clear.
Tan believes the future for both Cadence Design Systems Inc., which he leads, and the EDA sector as a whole lies in an integrated set of tools and configurable cores to enable next-generation systems. It’s a reasonable vision that faces a number of tests in the coming weeks and years.
First, Tan must close his acquisition of Rowen’s Tensilica Inc. to gain access to its configurable DSP and RISC cores. He also is waiting on regulators in India to OK his February bid to buy Cosmic Circuits (Bangalore), a company with much of the interface cores needed to wrap around Rowen’s processors.
Then the hard work of integrating Cadence’s tools and staff with those cores and companies begins. At that point, the tool maker will get its first shot at an intellectual property business where one rival--Mentor Graphics Corp.--ventured and failed and another--Synopsys--has a well established business.
Meanwhile, Tan will need to watch his flanks. FPGA vendors Altera Corp. and Xilinx Inc. have been amassing intellectual property cores of their own, particularly in the hot communications sector. They aim to drive chip designs to their own integrated silicon and tool sets.
As it competes with its traditional EDA and emerging FPGA rivals, Cadence also must take care not to sour its relationship with ARM Holdings plc., the world’s largest core vendor. The two companies are partners in pioneering new process technology nodes that represent the most lucrative markets for the EDA vendor.
It’s no walk in the park, but analysts are generally giving the Cadence acquisitions and strategy a cautious thumbs up--so far.
E-mail This Article | Printer-Friendly Page |
|
Cadence Hot IP
Related News
- UBM TechInsights takes first look inside Intel's latest Ivy Bridge processor
- Analysis gives first look inside Apple's A4 processor
- Arm, ASE, BMW Group, Bosch, Cadence, Siemens, SiliconAuto, Synopsys, Tenstorrent and Valeo commit to join imec's Automotive Chiplet Program
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- Intel and Cadence Expand Partnership to Enable Best-in-Class SoC Design on Intel's Advanced Processes
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era