SMIC's CEO makes utilization first focus
Junko Yoshida, EETimes
3/21/2013 5:20 PM EDT
SHANGHAI – Semiconductor Manufacturing International Corp. (SMIC), for the first time in a long time, has a good story to tell.
The company hopes to put to bed the industry’s collective memory of SMIC as a huge Chinese foundry hip-deep in red ink, pursued by its Taiwanese rival in litigation, and paralyzed by internal management turmoil.
In contrast, the new SMIC comes with record-high revenue—$1.7 billion for the full year of 2012—positive income of $15.9 million (the company’s highest in seven years), and a smiling, personable CEO, Tzu-Yin Chiu, who took the company’s helm in August, 2011.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
SMIC Hot IP
Related News
- CEO Interview: Sameer Wasson of MIPS -- "Have a Steady Hand, Don't be Distracted"
- CEO Interview: Charlie Janac of Arteris -- "Pick a Viable Path, Don't Give Up"
- CEO interview: MIPS' Sameer Wasson on a RISC-V reboot
- CEO Interview: Intrinsic ID's Pim Tuyls on Embedded Security
- CEO interview: Minima's Tuomas Hollman on why static timing sign-off is over
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset