English
3-D integration takes spotlight at ISPD
R Colin Johnson, EETimes
3/26/2013 11:57 AM EDT
LAKE TAHOE, Nev.—Three-dimensional integration was the focus on the kickoff day for the annual International Symposium on Physical Systems (ISPD), where semiconductor designers worldwide show-off their next-generation aspirations for the physical design of future chips.
Keynoting the 3-D track was veteran chip architect Liam Madden, vice president of FPGA development at Xilinx Inc. (San Jose, Calif.) who claimed that chip designers can have their 3-D cake and eat it, too.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Synopsys 3DIC Compiler Qualified for Samsung Foundry's Multi-Die Integration Flow, Accelerating 2.5D and 3D Designs
- Logic design optimization takes a quantum leap with Dolphin Integration's standard cell library enriched with pulsed latches
- Chip execs see 20 nm variants, 3-D ICs ahead
- 3-D FPGAs enable silicon convergence
- Tabula Confirms Move to Intel's 22nm Process Featuring 3-D Tri-Gate Transistors
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X