Tata Elxsi unveils H.264 Ultra Low Latency Codecs with 13 ms end to end latency
Targeted for HD video delivery solutions.
Bangalore -- April 8, 2013 -- Tata Elxsi unveils the hardware implementation of H.264 Ultra Low Latency (ULL) encoder and decoder with an assured e2e latency of 13ms. This is targeted for a broadcast delivery solution for high quality video content broadcasting and editing. The H.264 ULL Codec solution features Tata Elxsi’s new subjective quality based rate control algorithm, tested and quality tuned to broadcast content.
The modular design approach taken for this hardware implementation allows easy portability and maintenance. Tata Elxsi has implemented advanced algorithms to provide feature support for multiple video formats (1080i, 720p and 1080p), low lag transmission, scene change detection, intra column refresh etc.
Tata Elxsi’s H.264 ULL 4:2:2 Profile Encoder and Decoder on FPGA has undergone a rigorous testing and the output video quality has been benchmarked against the worlds best H.264 Low Latency hardware solution .
For a live demo, visit us at our booth South Hall (Upper ) SU12414. We are also showcasing HEVC Ultra 4K Decoder software implementation for multi framework architecture.
About Tata Elxsi:
Tata Elxsi is a design company that blends technology, creativity and engineering to help customers transform ideas into world-class products and solutions. A part of the $ 100 billion Tata group, Tata Elxsi addresses the broadcast, automotive, communications, consumer electronics, healthcare and semiconductor sectors. It is a public stock company headquartered in Bangalore.
|
Related News
- New PowerVR video IP family from Imagination combines highest quality H.265/H.264 encoding with optimized low latency streaming
- Tata Elxsi unveils HEVC Ultra HD (4K) Decoder for Smartphones, Tablets, Set Top Boxes, Gaming consoles and other CE devices
- Xilinx and VSofts Demonstrate Low Latency Real-Time H.264/AVC-I IP Core Compression Solution for Xilinx FPGAs
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- T2M IP Unveils Advanced H.264 and H.265 HEVC Codec IP Cores for High-Efficiency Video Solutions
Breaking News
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
- BrainChip Gives the Edge to Search and Rescue Operations
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |