Imperas Delivers ARM Cortex-A7 MPCore High-Performance Processor Model with Integrated Software Development Environment
Company’s Range of ARM Cortex Models, Including Cortex-A15 with TrustZone® and Virtualization, will be Demonstrated at the Multicore Developers Conference in May 2013
OXFORD, United Kingdom, April 9th, 2013 - Imperas has today released its latest software model, the ARM Cortex-A7 MPCore, to complement its existing range of ARM Cortex models.
The model uses Imperas high performance code morphing technology to allow software engineers to execute development code at hundreds of million of instructions per second. Incorporated within the model is Imperas range of advanced development tools for efficient software analysis and debug.
“The ARM Cortex processors include capabilities, such as TrustZone and Virtualization, that must be modeled accurately to ensure absolutely reliable software execution during the verification process,” highlighted Simon Davidmann, CEO of Imperas. “Our library is unusual in that it includes fully featured models, which operate at the highest available performance, and include a powerful software development environment.”
Imperas, a member of the ARM Connected Community®, includes in its library a full range of ARM processor models, including the ARM7, ARM9, ARM10, ARM11 and Cortex-A, Cortex-R, and Cortex-M families. The models include support for both the 32 and 16-bit instruction sets, as well as the MMU, MPU, TCM, VFP, NEON, TrustZone, Virtualization and Large Physical Address Extension (LPAE) capabilities, where appropriate for the specific processor.
The models, together with example platforms, are available from the Open Virtual Platforms (OVP™) website, www.OVPworld.org/ARM. The models can be utilized within OVP based components, or integrated into SystemC/TLM-2.0 based virtual platforms using the native TLM-2.0 interface included with each processor model.
Imperas ARM Core Model Availability
The following specific models are available from Imperas: ARM7TDMI™, ARM720T™, ARM7EJ-S™, ARM920T™, ARM922T™, ARM926EJ-S™, ARM940T™, ARM946E™, ARM966E-S™, ARM968E-S™, ARM1020E™, ARM1022E™, ARM1026EJ-S™, ARM1136J-S™, ARM1156T2-S™, ARM1176JZ-S™, Cortex-A7, Cortex-A5, Cortex-A8, Cortex-A9, Cortex-A15, Cortex-M3, Cortex-M4, Cortex-M4F, Cortex-R4, Cortex-R4F.
About Imperas (www.Imperas.com)
For more information about Imperas, please go to the Imperas website.
|
Related News
- Imperas Releases the PowerPC 4xx Range of High-Performance Processor Models with Integrated Software Development Environment
- New Open Virtual Platforms Processor Models for ARM, Imagination Technologies, RISC-V and Renesas Accelerate Software Development
- Renesas Mobile Introduces Ground-Breaking Quad Core ARM Cortex-A15/Cortex-A7 CPU-based Communication Processor with Integrated LTE Cat-4 Modem
- ARM Unveils Its Most Energy Efficient Application Processor Ever; Redefines Traditional Power and Performance Relationship with big.LITTLE Processing
- CoWare Announces Software Development Solution for ARM Cortex-A5 and ARM Cortex-M4 Processor-Based Designs
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |