Accellera Announces Standard for Tracking Soft Intellectual Property Usage through the Semiconductor Design and Development Process
Soft IP Tagging 1.0 now available at Accellera.org
NAPA, Calif. -- April 16, 2013 – Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards announces completion of its IP Tagging 1.0 standard. The standard provides a mechanism to track critical soft IP data throughout the entire chip design and development process such that it can be readily identified, tagged, and used again for future designs. Find out more and download the standard under open source license at www.accellera.org.
Using the Soft IP Tagging 1.0 standard, engineers now have the ability to easily determine if a block of IP is contained within a chip, if it is the correct version, and if it is a candidate for reuse. In addition, semiconductor foundries, providers of IP, and manufacturers of design tools now have a standard way to track IP usage and royalty information with their customers.
The chip design process can include editing, synthesis, timing, placement, wiring, and other steps. Normally, control of a third-party IP source is lost once the block of IP is licensed, unlocked, or otherwise made available in clear code. IP Tagging 1.0 facilitates a data-driven method to tag a block of IP and track “where used” for applications such as ownership, royalty calculations, and recognition. It also facilitates the implementation of version identification for applicable bug fixes and errata and allows tracking of other data.
"I would like to thank the members of the IP Tagging Working Group for their dedicated efforts in achieving this IP standard,” said Kathy Werner, Accellera's IP Tagging working group chair. “Soft IP Tagging 1.0 not only provides a mechanism for version control and bug tracking, but can be used to determine the compatibility of an IP block for reuse in a future design. Engineers can now feel confident there is a standard methodology built around IP reuse, tracking, and data control.”
The Soft IP Tagging 1.0 standard is available immediately for download under open source license at www.accellera.org.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development, and as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. For membership information, please email membership@accellera.org.
|
Related News
- Accellera and the IEEE Standards Association Report on Popularity of Intellectual Property (IP) Standard
- Accellera Members Approve VIP Standard Best Practices Guide, Continue Improving EDA Verification and Interoperability
- Motorola Announces Intellectual Property Interface (IPI) Standard To Speed Development Of Embedded Applications
- NurLogic Further Expands Intellectual Property Offering With Standard Cell and I/O Libraries Utilizing TSMC's Advanced 0.13-Micron Process
- Accellera Announces IEEE 1666™-2023 Standard Available Through IEEE GET Program
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |