English
Toshiba taps inSilicon's USB 2.0 core for system-on-chip designs
 |
Toshiba taps inSilicon's USB 2.0 core for system-on-chip designs
By Semiconductor Business News
October 22, 2001 (12:41 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011022S0060
SAN JOSE --Intellectual property design core provider inSilicon Corp. today announced it has licensed its Universal Serial Bus (USB) 2.0 host communications core to Toshiba Corp.'s semiconductor group. Toshiba plans to use the USB 2.0 technology in complex system-on-chip designs. The deal comes after Toshiba's successful implementation of designs using inSilicon's USB 1.1 technology, said Kiyofumi Ochii, general manager of Toshiba's System LSI Design Division. Terms of the licensing pact were not released. The optimized USB 2.0 host technology will enable Toshiba to "reduce development costs and bring their advanced technology products to market sooner," said Barry Hoberman, chief operating officer of San Jose-based inSilicon.
Related News
- Mentor Graphics and Gain Technology Deliver the First Complete USB 2.0 IP Reference Solution for System-on-Chip Designs
- Hitachi Expands SOC Capabilities with inSilicon's Hi-Speed USB 2.0 PHY
- inSilicon Inks Pact with Agilent to Provide Certified Hi-Speed USB 2.0 PHY for SOC Designs
- inSilicon's Certified USB 2.0 PHY is the Connectivity Choice For Oak Technology's Advanced Imaging
- AMD Selects inSilicon's USB 2.0 Transceiver IP For Future Chips
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
|
E-mail This Article | 
|
|
Printer-Friendly Page |