English
Aizyc Technology Upgrades its SDXC3.0 Host IP to support up to 7 Devices on SD Shared Bus
May 14, 2013 -- As more designers implement various types of memory SD/MMC/eMMC and SDIO devices in their SoCs, the need for ways to support more than one device with single host controller has become mandatory. This added with the ability to boot from the embedded memory device opens innovative solution opportunities for designers. Aizyc has upgraded their Silicon Proven SDXC3.0 host controller IP with “Shared Bus” functionality, allowing users to connect up to 7 SD/SDIO/MMC/eMMC devices on single “Shared Bus” slot. Aizyc’s SDXC.30 Host IP core with “Shared Bus” solution will give designers the flexibility to connect different devices such as eMMC to store the user boot code, SDIO device for Wi-Fi application and External SD/MMC card socket for user data on a single “Shared Bus” slot. Sample Drivers are offered with the IP package at no added cost.
|
||||||
Related News
- SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHYs for all kind of Portable Memory Storage Devices, making it easy to integrate a wide range of Applications in your products
- Mobiveil Announces FPGA-Based SSD Platform for 3D NAND Flash Devices, Upgrades NVMe, PCI Express Controllers to Support Latest Specifications
- Arasan Chip Systems Announces support of new JEDEC standard; eMMC 4.51
- Evatronix upgrades its SDIO Host Controller with the full support for CPRM, MMC 4.2, and SDIO specification rev. 2.0.
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |