Aizyc Technology Upgrades its SDXC3.0 Host IP to support up to 7 Devices on SD Shared Bus
May 14, 2013 -- As more designers implement various types of memory SD/MMC/eMMC and SDIO devices in their SoCs, the need for ways to support more than one device with single host controller has become mandatory. This added with the ability to boot from the embedded memory device opens innovative solution opportunities for designers. Aizyc has upgraded their Silicon Proven SDXC3.0 host controller IP with “Shared Bus” functionality, allowing users to connect up to 7 SD/SDIO/MMC/eMMC devices on single “Shared Bus” slot. Aizyc’s SDXC.30 Host IP core with “Shared Bus” solution will give designers the flexibility to connect different devices such as eMMC to store the user boot code, SDIO device for Wi-Fi application and External SD/MMC card socket for user data on a single “Shared Bus” slot. Sample Drivers are offered with the IP package at no added cost.
|
Related News
- SD 5.1/eMMC 5.1 Host and Device Controllers with Matching PHYs for all kind of Portable Memory Storage Devices, making it easy to integrate a wide range of Applications in your products
- Mobiveil Announces FPGA-Based SSD Platform for 3D NAND Flash Devices, Upgrades NVMe, PCI Express Controllers to Support Latest Specifications
- Arasan Chip Systems Announces support of new JEDEC standard; eMMC 4.51
- Evatronix upgrades its SDIO Host Controller with the full support for CPRM, MMC 4.2, and SDIO specification rev. 2.0.
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |