ACE's latest CoSy compiler development system optimizes for extreme architectures
ACE's latest CoSy compiler development system optimizes for extreme architectures
Amsterdam – May 14, 2013 – ACE Associated Compiler Experts bv, world leader in tools and services for professional compiler development, announces the availability of the 2013 Spring Edition of its CoSy compiler development system. Integral support for complex architecture features allows compiler developers now to build, optimize and tune compilers for compute-intensive application domains and extreme architectures.
Standard architectures and their software tools are not adequate to reach the required performance and power levels for application specific domains like audio, video and for new domains like next generation communication standards and embedded vision. Instead, dedicated architectures or extensions to existing architectures are developed together with target specific applications code, using a standard compiler that leaves the tuning up to the application developer. In this 2013 Spring edition, extended and new features like the Target Interface Mechanism and Code Generator Feedback provide for an integral system to create compilers that reach the best possible tradeoffs in performance and application portability for existing and emerging application specific processors.
Using the new Target Interface Mechanism in CoSy, compiler developers can now steer the compiler optimizations to take full advantage of architecture specific features, while abstracting these from existing and validated compiler algorithms.
One of CoSy’s unique compiler features, its modular design and flexibility, has allowed the support for feedback mechanisms in a compiler to steer the compilation for optimal results. The Code Generator Feedback feature in this 2013 Spring Edition provides information from the architecture specific Code Generator to do better decision making in high level optimizations and transformations, resulting in better optimization strategies.
CoSy’s flexible and adaptive type description enables the support for unconventional data types, which are typical for application specific architectures, with parameterizable data size, alignment, etc. in a consistent way and with C level programming support for application developers.
Further tuning of compilers can be reached using 100+ compiler engine options, the 20+ new compiler engines and 100+ improvements from customer and partner feedback. All new components and improvements are robust and in product shape as a result of the thorough testing and validation infrastructure used.
The 2013 Spring Edition comes with a revised, extended and improved set of documentation for the professional compiler developer. Together with the training materials and the ACE compiler experts’ first line support program, compiler developers can go to the finest level of detail in their compiler endeavor.
Overall performance for 100+ industry-standard benchmarks show a 15% out of the box improvement for commodity architectures since the last major CoSy release. Billions of devices have already been shipped containing CoSy supported application specific processors, which typically have factors better performance/power profiles than regular processors.
The CoSy Spring 2013 Edition is readily available.
|
Related News
- ACE's CoSy compiler framework outperforms LLVM for the ARM9 processor
- Aldec's TySOM Family of Embedded System Development Solutions Now Supports Xilinx PYNQ (Python Productivity for Zynq)
- Synopsys Introduces 3DIC Compiler, Industry's First Unified Platform to Accelerate Multi-die System Design and Integration
- Aldec's Latest Embedded Development Platform is First to Feature Largest PolarFire and SmartFusion2 FPGAs on a Single Board
- Moortec Provide Embedded Monitoring Solutions for Arm's Neoverse N1 System Development Platform on TSMC 7nm Process Technology
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |