Motorola Adopts Mentor Graphics FormalPro for Verification of Multi-million Gate Cellular Base Station ASICs
WILSONVILLE, Ore., May 22, 2002 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that Motorola's (NYSE: MOT) cellular infrastructure design center has selected the Mentor Graphics® formal verification product, FormalPro™, for the validation of application-specific integrated circuits (ASICs) for its next-generation base stations. The cellular infrastructure design center, located in Fort Worth, Texas, is using FormalPro to verify designs from multiple locations, including Arlington Heights, Ill. and Swindon, UK.
"We have used FormalPro on three designs of up to three million gates, and the tool is enabling us to meet both our aggressive project schedules and high quality goals," said David Mueller, senior resource manager, Base Transceiver Subsystem Center of Excellence, Motorola, Fort Worth, Texas.
As the complexity of integrated circuits grows, the time required to apply the traditional method of gate level simulation becomes prohibitively long. FormalPro uses equivalence checking to prove that a design is functionally equivalent to a previously validated reference design. This technique enables designers to save months in the time taken to verify their designs at all stages of the implementation process, including RTL, synthesis, design-for-test, layout and engineering change orders.
FormalPro's minimal setup requirements save designers time and enable the easy adoption of formal verification technology into any design flow. The tool's unparalleled capacity enables full-chip verification without the need for partitioning. Furthermore, FormalPro's extensive debugging capabilities isolate the exact location of an error and allow design teams to evaluate corrections without having to leave the tool, further saving weeks of design iterations.
"We are delighted that an industry leader such as Motorola's cellular infrastructure design center has selected FormalPro," said Reily Jacoby, FormalPro product line manager at Mentor Graphics. "Their success demonstrates the strength of FormalPro in meeting the most demanding verification challenges."
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $600 million and employs approximately 3,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: www.mentor.com.
###
|
Related News
- Mentor Graphics First to Provide Co-Verification Support for MIPS32 34K Multi-Threading Processor Cores
- Silverback Systems adopts new multi-core tools from Mentor Graphics and First Silicon solutions for iSNAP family of storage network processors
- TSMC Adopts Mentor Graphics Calibre Physical Verification Tool Into Its SoC Design Flow
- Nordic VLSI Selects Mentor Graphics FormalPro Equivalence Checker for Formal Verification Solution
- Mentor Graphics Extends Co-Verification Support for the Motorola PowerPC Architecture
Breaking News
- Alphawave Semi Q4 2024 Trading and Business Update
- ST-GloFo fab plan shelved
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Altera Launches New Partner Program to Accelerate FPGA Solutions Development
- Electronic System Design Industry Posts $5.1 Billion in Revenue in Q3 2024, ESD Alliance Reports
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- YorChip announces patent-pending Universal PHY for Open Chiplets
E-mail This Article | Printer-Friendly Page |