English
Penetration of Verification IP
Brian Bailey
5/23/2013 5:41 PM EDT
This blog is the third in the series of industry opinions about various aspects of the IP industry. The first part tackled the question “What will the IP landscape look like in the futurewhile the second part looked at “How much of the chip does IP fill?”
Today, we turn our focus to verification IP and I asked how much adoption is there for verification IP? How does the market size for this compare to design IP?
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Siemens extends Veloce hardware-assisted verification and validation with new Innexis shift-left software
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
- Axiomise launches Essential Introduction to Practical Formal Verification Training
- CoreHW and Presto Engineering Announce Ground-breaking Collaboration to Advance Global Penetration of Ultra-low-power RF IoT Devices
- Axiomise Showcases Value of Formal Verification at DVCon Japan and DVCon India
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models