Cadence Design Tools Certified for TSMC 16nm FinFET Process and for TSMC 20nm Process
SAN JOSE, Calif., 29 May 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, announced today that several of its system-on-chip development tools have achieved version 0.1 of design rule manual (DRM) and SPICE model tool certification for TSMC’s 16-nanometer FinFET process. The completion of the early stage tool certification milestone means advanced node customers can start developing designs and leveraging the lower power and higher performance benefits required for next-generation mobile platforms.
The tool certification serves as the foundation of design infrastructure for 16-nanometer FinFET technology. The certified Cadence® tools are Spectre, Liberate, Virtuoso®, Encounter® Digital Implementation (EDI) System, Encounter Timing System, Virtuoso Power System, Encounter Power System, Physical Verification System and QRC Extraction. Several Cadence design IP offerings are also available for customer test chips at this advanced node.
Additionally, TSMC has certified the production-ready Cadence design flow for its 20-nanometer manufacturing process. Customers can now take full advantage of the Cadence solution to reap the speed, power and area benefits of this advanced node.
The full tool chain was certified at 20 nanometers through the design of an ARM® Cortex®-A9 processor, and is the first integrated tool certification for TSMC 20SoC process technology. The Cadence tools used are Virtuoso, EDI System, Encounter Timing System, Encounter Power System, Virtuoso Power System, Physical Verification System and QRC Extraction.
“Vertical collaboration at the earliest possible stages of solution development is key to delivering co-optimized solutions,” said Dr. Chi-Ping Hsu, senior vice president of research and development, Silicon Realization Group at Cadence. “TSMC’s certification of Cadence tools for 16-nanometer FinFET and 20-nanometer design underscores our joint commitment to working with our customers to help ensure their success.”
“Our early DRM & SPICE certification, achieved through TSMC’s Open Innovation Platform® collaboration model, informs design teams that they can confidently use these Cadence tools for early development of high-performance, low-power 16-nanometer FinFET designs,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “And the certification of the Cadence tools for 20SoC indicates their readiness for this advanced technology process.”
Today’s announcement complements the first ARM Cortex-A57 64-bit processor implemented in FinFET technology, also developed using Cadence technology. Cadence and TSMC also recently announced their collaboration on 16 nanometers.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com
|
Cadence Hot IP
Related News
- Cadence Digital and Custom/Analog Tools Achieve TSMC V1.0 DRM Certification for 16nm FinFET Process
- Cadence Digital and Signoff Full Flow and Custom/Analog Tools Certified for TSMC N6 and N5/N5P Process Technologies
- Cadence Delivers IP for Automotive Applications with TSMC's Advanced 16nm FinFET C Process
- Cadence Announces DDR4 and LPDDR4 IP Achieve 3200 Mbps on TSMC 16nm FinFET Plus Process
- Cadence Digital, Custom/Analog and Signoff Tools Achieve TSMC Certification for 10nm FinFET Process
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |