PVT Controller (Series 5) (Sub-system for complete PVT monitoring), TSMC N4P. N5 , N6
Synopsys Unveils New Synthesis-Based Test Technology Delivering Up to 3X Higher Compression
Innovative Technology Includes Advances for Pin-Limited Test
MOUNTAIN VIEW, Calif., June 11, 2013 -- Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today unveiled a new, innovative test technology to further reduce the cost of testing silicon devices by delivering up to 3x higher test compression and minimizing the time required to test each silicon die. The new technology also uses fewer pins and higher-frequency on-chip design-for-test (DFT) circuitry, enabling design teams to test several die in parallel and use the maximum performance of their tester equipment to achieve additional reduction in test time and cost. Embedded in Synopsys' Design Compiler® RTL synthesis and TetraMAX® ATPG solutions, the new test technology delivers faster test time and higher test quality without adversely impacting design goals and schedules.
"Our initial review of Synopsys' new test technology shows it can achieve up to three times higher compression compared to existing solutions," said Roberto Mattiuzzo, SoC test and diagnosis manager at STMicroelectronics' Central CAD and Design Solutions. "The technology can be deployed on a variety of design styles with any number of test pins and supports high-speed test clocks. It is well aligned with our ever-increasing requirements to lower the cost and raise the quality of test for our silicon products using our current and ready-for-production fabrication process."
Engineers are increasingly testing silicon parts in parallel and at faster frequencies while adding more tests. Synopsys' new synthesis-based test technology uses an innovative method to efficiently stream compressed test data in and out of the DFT circuitry, significantly lowering the amount of data required to achieve high test quality. This method requires fewer test pins and enables silicon parts to operate at higher frequencies while in test mode. As a result, more die can be tested in parallel, and the time required to test each die is further reduced. To deliver superior quality of results and faster turnaround time, design teams implement the DFT for the new technology with the Synopsys Galaxy™ Implementation Platform suite of tools, concurrently balancing design constraints by performing intelligent tradeoffs between speed, area, power, test and yield.
"Designers across different industry segments have widely adopted and relied on our DFTMAX compression to reduce cost, improve quality and get their products to market on time," said Antun Domic, senior vice president and general manager of Synopsys' Implementation Group. "Our latest synthesis-based test innovation will help them meet more stringent test cost and quality goals within tighter design schedules."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at http://www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Introduces New 64-bit ARC Processor IP Delivering Up to 3x Performance Increase for High-End Embedded Applications
- New Release of Synopsys Synplify Software Delivers Up to 3X Faster Runtime with Higher FPGA Performance
- Synopsys Unveils New ATPG Technology Delivering 10X Faster Test Pattern Generation
- New DesignWare ARC EM Processors Deliver Up to 3X Higher DSP Performance
- Synopsys Expands Synthesis-Based Test Technology to Increase Designer Productivity
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |