Project looks to re-RISC the ARM
Peter Clarke, EETimes
6/19/2013 7:03 AM EDT
Professor David May, a leading computer scientist, has looked at producing an implementation of a simplified ARM instruction set architecture. He has started work on the project in the interests of teaching how processors work and the fundamentals of parallel programming.
Professor May revealed the project – based around the 30 or so most-useful ARM Thumb instructions – at the end of a lecture entitled "Heterogeneous processors: Why?" given at the Multicore Challenge one-day conference organized by Test and Verification Solutions Ltd. (TVS) recently and held in Bristol.
Professor May, of Bristol University and who is also CTO of XMOS Ltd., is still probably best known as the lead architect of the transputer, a processor designed explicitly for ease of parallel processing.
As I expected, he provided much food for thought in his talk. I was unable to attend the conference, but thanks to TVS archiving material on YouTube I have been able to experience the presentation almost as if I had been there.
In his talk Professor May pointed out that heterogeneous multiprocessing systems have been around for a long time but he also argued for keeping systems simple and, where possible, resisting the urge to use multiple architectures, in the interests of simplicity and computational and development efficiency. "One architecture means one set of programming languages and tools," he pointed out.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- ARM boost in $100bn Stargate data centre project
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Nordic Semiconductor and Arm reaffirm partnership with licensing agreement for latest low power processor designs, software platforms, and security IP
- Renesas' New Ultra-High Performance MCUs are Industry's First Based on Arm Cortex-M85 Processor
- MachineWare announces new ARM processor simulation and SystemC profiling products, adds Windows support
Breaking News
- Andes Technology and proteanTecs Partner to Bring Performance and Reliability Monitoring to RISC-V Cores
- Arteris Releases the Latest Generation of Magillem Registers to Automate Semiconductor Hardware/Software Integration
- Imagination takes efficiency up a level with latest D-Series GPU IP
- Q.ANT and IMS CHIPS Launch Production of High-Performance AI Chips, Establish Blueprint for Strengthening Chip Sovereignty
- sureCore PowerMiser IP enables KU Leuven chip for AI applications to achieve dynamic power saving of greater than 40%
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- Cortus MINERVA Out-of-Order 4GHz 64-bit RISC-V Processor Platform targets automotive applications
- Siemens delivers certified and automated design flows for TSMC 3DFabric technologies