Sydaap develops World’s First 64 Bit Floating Point FFT/IFFT Hardware Accelerator for N = 4096
July 8, 2013 -- Sydaap develops world’s first 64-bit precision floating point Fast Fourier Transform/Inverse Fast Fourier Transform hardware accelerator module suitable for LTE-Advanced, OFDM and for all such standards that will evolve over the next decade.
Key Features:
- 64 Bit Precision, Floating Point Arithmetic based on IEEE 754
- Radix-2 implementation for samples up to N = 4096
- Dynamically Re-configurable for multiple sample sizes from N = 2 to 4096.
- Clock Frequency of 2.3 GHz with 28 nm technology
- Throughput of one sample output for every clock cycle.
- Initial Latency, Area and RAM size customized for specific customer requirements.
|
Related News
- Cortus Announces the General Availability of a RISC-V Processor Family - from Low End Embedded Controller to 64 bit Processor with Floating Point.
- MIPS Technologies Introduces 64-bit Processor Core With Advanced Floating-Point Capabilities
- Socionext Develops World's First Graphics Display Controller with OpenVX Compliant Hardware Accelerator
- Cortus Announces FPS6 32 bit Floating Point Microcontroller IP Core for High Performance Control and Signal Processing Applications
- Advanced Architectures' Floating Point Accelerator Selected for XML Parallel Processing Architecture
Breaking News
- BrainChip Collaborates with Chelpis-Mirle on Security Solution
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- New Audio Sample Rate Converter (ASRC) IP Core from CAST Offers Versatility with High Fidelity
- NEXT Semiconductor Technologies Collaborates with BAE Systems to Develop Next Generation Space-Qualified Chips
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley
- Crypto Quantique announces QRoot Lite - a lightweight and configurable root-of-trust IP for resource-constrained IoT devices
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |