English
M-PCIe - Goin' mobile!
Ransom Stephens
EDN (July 15, 2013)
Like everything else in Silicon Valley, PCIe (peripheral component interconnect express) is goin’ mobile (cue up The Who). The big news at the June PCIe Special Interest Group Developers Conference was “mobile express,” M-PCIe.
The advantages of consolidating interconnect technology include the usual drivers—cheaper to develop, fast as you want, fewer specifications for developers to master, better power management—and you won’t need new drivers because every operating system already supports PCIe.
The essential ingredient to M-PCIe is incorporation of MIPI’s physical layer, M-PHY. It’s conceptually simple: replace the PCIe PHY layer with M-PHY and retain the rest of the PCIe protocol stack—data link layer, transaction layer, software layers and so forth.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Synopsys Announces Industry's Lowest Power PCI Express 3.1 IP Solution for Mobile SoCs
- Nitero Achieves First-Pass Silicon Success for Industry's First Mobile 60GHz SoC Using Synopsys DesignWare IP for PCI Express and Tools
- Synopsys Demonstrates Industry's First Interoperability of PCI Express 6.0 IP with Intel's PCIe 6.0 Test Chip
- Synopsys Launches Industry's First Complete IP Solution for PCI Express 6.0
- Synopsys Delivers Industry's First Integrity and Data Encryption Security IP Modules for PCI Express 5.0 and Compute Express Link 2.0 Specifications
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards