How ARM's Cortex-A7 Beats the A15
Peter Clarke, EETimes
7/19/2013 07:45 AM EDT
ARM's Cortex-A series of processors has now divided into three tiers associated with low, medium, and high performance. The high tier is optimized for performance, and the low tier is optimized for stripped-down power efficiency at lower absolute performance levels, all in support of the big-little and heterogeneous multicore processing.
At the 32-bit level these three tiers feature the A7, the A12, and A15, and the 64-bit level is represented by the Cortex-A57. The high efficiency processor is the Cortex-A53.
Does that mean the market should expect a series of mid-range parts in the Cortex-A5X series and going forward? Yes although ARM executives that I recently met with were also keen to keep their marketing powder dry. Does it mean that ARM is going to start implementing a big-medium-little processor core strategy? In the short term probably not, but I would like to assign that discussion for another day.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
- Renesas Mobile Introduces Ground-Breaking Quad Core ARM Cortex-A15/Cortex-A7 CPU-based Communication Processor with Integrated LTE Cat-4 Modem
- Freescale Licenses ARM Cortex-A7 and Cortex-A15 Processor Cores for Future Generations of i.MX Products
- NXP Introduces Industry's Lowest Power ARM Cortex-A7 Based Processor to Fuel Growth of the Internet of Things
- Freescale Unveils i.MX 7 Series with Industry's Most Power Efficient ARM Cortex-A7 GHz-Class Applications Processors
- Multiple cores power fifth generation of TI's OMAP
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks