CEVA Extends SATA/SAS Portfolio With SAS-3 IP
12Gbps SAS-3 Controller targets Enterprise Server and SSD markets
MOUNTAIN VIEW, Calif., July 23, 2013 -- CEVA, Inc. (NASDAQ: CEVA), the leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores, today announced the availability of its 12Gbps Serial Attached SCSI (SAS-3) Controller IP for licensing. With advanced performance and reliability features, CEVA's SAS-3 IP can enable customers to design best-in-class next generation enterprise storage products in a timely and cost-effective manner.
SAS-3 is the third generation of the Serial Attached SCSI interface, a robust, high performance serial storage interconnect which is widely favored in Enterprise applications. Driven by the increasing performance capability of storage devices which are already saturating the 6Gbps line rate of SAS-2, designers are eager to adopt 12Gbps SAS-3. With more than a decade of experience in designing and licensing SATA and SAS technology to many of the world's leading storage solution providers, CEVA has leveraged this expertise to deliver a comprehensive controller IP solution for 12Gbps SAS IP.
"Our latest SAS-3 IP affirms our commitment and unique expertise in the SAS controller space," said Aviv Malinovitch, Vice President, Operations and General Manager of the Communications Division at CEVA. "Our previous generations of SATA/SAS technology achieved significant market success, deployed in millions of devices to date. Our SAS-3 IP builds on this success and early customer engagements with leading industry players have provided excellent feedback, both in relation to the comprehensive feature set of our IP and the expert support that we provide."
CEVA-SAS-3 Controller IP
CEVA's SAS Controller IP provides a comprehensive solution with advanced features including SCSI SBC-2 End-to-End Protection (DIF), powerful full duplex DMA supporting Scatter/Gather operation with a flexible AMBA AXI interface, narrow and wide port support plus multiple optimizations for maximizing IOPS in both Initiator and Target (SSD) applications. The IP contains a Phy Control Layer which implements the state machines required for SNW4 and 12Gbps link training sequences. This flexible interface layer simplifies integration with 3rd party or customer's SAS Phy. Further, CEVA can provide an integrated solution with a number of leading Phy IP partners. In addition to ASIC/ASSP silicon deployment, the IP is also suitable for implementation in leading Xilinx / Altera FPGAs, employing the Phy embedded therein.
Additional information about CEVA's SATA and SAS Controller IP can be found at http://www.ceva-dsp.com/Storage
About CEVA, Inc.
CEVA is the world's leading licensor of silicon intellectual property (SIP) DSP cores and platform solutions for the mobile, portable and consumer electronics markets. CEVA's IP portfolio includes comprehensive technologies for cellular baseband (2G / 3G / 4G), multimedia (vision, imaging and HD audio), voice processing, Bluetooth, Serial Attached SCSI (SAS) and Serial ATA (SATA). In 2012, CEVA's IP was shipped in over 1.1 billion devices, powering smartphones from many of the world's leading OEMs, including HTC, Huawei, LG, Nokia, Motorola, Samsung, Sony, TCL and ZTE. Today, more than 40% of handsets shipped worldwide are powered by a CEVA DSP core. For more information, visit www.ceva-dsp.com.
|
Ceva, Inc. Hot IP
Related News
- K-micro Licenses CEVA Serial Attached SCSI (SAS) PHY for Enterprise Storage Applications
- CEVA Expands Storage Interface Offering with Comprehensive Serial Attached SCSI (SAS) IP Solution
- eInfochips Expands Verification IP Portfolio With Ultra-Wide-Band -- UWB -- and Serial Attached SCSI -- SAS -- Verification Components
- K-micro SAS IP core powers new generation of Tandberg Data tape drives
- Ceva Extends its Connect IP Portfolio with Wi-Fi 7 Platform for High-End Consumer and Industrial IoT
Breaking News
- Kudelski IoT and u-blox collaborate to bring advanced security to autonomous driving, drones and agricultural applications
- BrainChip Demonstrates Event-based Vision at Embedded World 2025
- Arm Kleidi Arrives in Automotive Markets to Accelerate Performance for AI-based Applications
- Vector Informatik and Synopsys Announce Strategic Collaboration to Advance Software-Defined Vehicle Development
- Allegro DVT Launches its First AI-Based Neural Video Processing IP
Most Popular
- Axelera AI Secures up to €61.6 Million Grant to Develop Scalable AI Chiplet for High-Performance Computing
- Arm vs. Qualcomm: The Legal Tussle Continues
- Baya Systems Revolutionizes AI Scale-Up and Scale-Out with NeuraScale™ Fabric
- Synopsys Introduces Virtualizer Native Execution on Arm Hardware to Accelerate Software-defined Product Development
- Imagination GPU Powers Renesas R-Car Gen 5 SoC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |