English
Oasys Announces New Funding Led by Intel Capital, Xilinx and former Cadence CEO Joe Costello
July 25, 1013 - Oasys Design Systems announced they have raised a new round of funding led by Intel Capital, Xilinx and former Cadence CEO, Joe Costello. Funds will be used to expand the company’s sales, marketing and product development activities
|
||||||
Related News
- Oasys Design Systems Closes Series B Funding With Investments From Intel Capital, Xilinx
- AI Semiconductor Company Syntiant Demonstrates Analog Neural Network for Always-on Battery-powered Devices, Closes A Round Funding Led by Intel Capital
- Netspeed Raises $10M in Series C Funding Led by Intel Capital to Bring Machine learning to SoC design and architecture
- Movea Secures 6.5 Million Euros in Series C Funding Led by Intel Capital
- Nanochip Secures $10 Million in Series C Funding Led by Intel Capital; Investment Round to Provide for Commercialization of Ultra-High-Capacity Removable Storage Chips
Breaking News
- intoPIX Powers Ikegami's New IPX-100 with JPEG XS for Seamless & Low-Latency IP Production
- Tower Semiconductor and Alcyon Photonics Announce Collaboration to Accelerate Integrated Photonics Innovation
- Qualcomm initiates global anti-trust complaint about Arm
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- SiliconIntervention Announces Availability of Silicon Based Fractal-D Audio Amplifier Evaluation Board
Most Popular
- Qualcomm initiates global anti-trust complaint about Arm
- Siemens acquires Altair to create most complete AI-powered portfolio of industrial software
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- EnSilica Agrees $18m 7 Year Design and Supply ASIC Contract
- Rapidus Announces Strategic Partnership with Quest Global to Enable Advanced 2nm Solutions for the AI Chip Era
|
E-mail This Article | 
|
|
Printer-Friendly Page |