EEMBC Launches Embedded Industry's First Floating-Point Benchmark Suite Targeting Microcontrollers to High-End Multicore Processors
El Dorado Hills, Calif. — August 6, 2013 — The Embedded Microprocessor Benchmark Consortium (EEMBC) today announced FPMark™, a new benchmark suite that tracks the performance of embedded processors with floating-point hardware units (FPU), an increasingly popular and necessary feature to support graphics, audio, motor control, and many other high-end processing tasks. Uniquely, FPMark contains single (32 bit) and double (64 bit) precision workloads, as well as a mixture of small to large data sets to support microcontrollers to high-end processors, respectively. The EEMBC FPMark allows users to evaluate FPU performance on the basis of consistent and controlled data, delivering honest, reliable, and unbiased metrics to serve the needs of processor vendors, compiler vendors, and system developers.
Using floating-point (FP) representation enables more accurate calculations of fractional values than fixed-point numbers (integers) because exponents allow the decimal point to shift. Moreover, floating- point math makes numerical computation much easier and many algorithms implemented with floating point take fewer cycles to execute than fixed-point code (assuming similar precision). To take advantage of this efficiency, many embedded processors include hardware floating-point units (FPUs) to support these higher levels of precision.
The EEMBC FPMark Suite uses 10 diverse kernels to generate 53 workloads, each of which self-verify to ensure correct execution of the benchmark. These workloads are built on the same infrastructure as EEMBC MultiBench™, allowing the user to launch multiple contexts and demonstrate multicore scalability, as well as greatly simplifying the effort required to port the benchmarks to bare metal or implementations running Linux. The kernels in FPMark include a mixture of general-purpose algorithms (such as Fast Fourier Transform, linear algebra, ArcTan, Fourier coefficients, Horner’s method, and Black Scholes) and complex algorithms (such as a neural network routine, a ray tracer, and an enhanced version of Livermore Loops).
“Until now, the industry has lacked a reliable, useful, and consistent floating-point benchmark. In the same way that EEMBC CoreMark® was intended to be a “better Dhrystone,” FPMark provides an extreme improvement over the easily manipulated Whetstone and Linpack,” said EEMBC president, Markus Levy. “The FPMark will expose and highlight the performance gains from innovations in FPU development in terms of real application performance.”
"Developing a reliable floating-point benchmark is a complex challenge – one that EEMBC overcame using many years of benchmark development experience. While many people have attempted to create a floating-point benchmark, most do not comprehend the extra effort required to ensure that the workload executes comparably regardless of compiler or hardware used,” said Linley Gwennap, president and principal analyst of The Linley Group. “For example, it’s important that the FPMark was constructed in such a way to support advanced compiler optimizations, but not at the expense of optimizing away work that must be done during the execution of the benchmark.”
Similar to EEMBC CoreMark, certified scores are not required for FPMark, but EEMBC will promote the use of certified scores for members to ensure high-quality results. Non-members may obtain the entire FPMark suite, including source code and documentation, for only $495 for a single user corporate license or $195 for academic licensing. Contact EEMBC for more details.
About EEMBC
EEMBC, the Embedded Microprocessor Benchmark Consortium, founded in 1997, develops and certifies real-world benchmarks and benchmark scores. The processor benchmarks help designers select the right embedded processors and compilers for their systems. The system benchmarks help consumers and IT professionals select the best smartphones, tablets, and networking firewall appliances. Every processor submitted for EEMBC benchmarking is tested for parameters representing different workloads and capabilities in communications, networking, office automation, automotive/industrial, and embedded Java. System tests focus on two areas – smartphones/tablets and network appliances. With members including leading semiconductor, intellectual property, and compiler vendors, and leading OEMS, EEMBC establishes benchmark standards and provides certified benchmarking results through the EEMBC Technology Center. For more information, visit www.eembc.org.
|
Related News
- EEMBC Launches OABench(TM) 2.0 Second-Generation Office Automation Benchmark Suite for Embedded Processors
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- RISC-V embedded variant RV32E now fully supported by SEGGER's Floating-Point library
- Tilera's TILEPro Multicore Processors Set New Performance Benchmark
- IntellaSys Offers Free Download of T18 Compiler/Simulator for SEAforth Multicore Processors Targeting Embedded Applications
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |