EEMBC Launches Embedded Industry's First Floating-Point Benchmark Suite Targeting Microcontrollers to High-End Multicore Processors
El Dorado Hills, Calif. — August 6, 2013 — The Embedded Microprocessor Benchmark Consortium (EEMBC) today announced FPMark™, a new benchmark suite that tracks the performance of embedded processors with floating-point hardware units (FPU), an increasingly popular and necessary feature to support graphics, audio, motor control, and many other high-end processing tasks. Uniquely, FPMark contains single (32 bit) and double (64 bit) precision workloads, as well as a mixture of small to large data sets to support microcontrollers to high-end processors, respectively. The EEMBC FPMark allows users to evaluate FPU performance on the basis of consistent and controlled data, delivering honest, reliable, and unbiased metrics to serve the needs of processor vendors, compiler vendors, and system developers.
Using floating-point (FP) representation enables more accurate calculations of fractional values than fixed-point numbers (integers) because exponents allow the decimal point to shift. Moreover, floating- point math makes numerical computation much easier and many algorithms implemented with floating point take fewer cycles to execute than fixed-point code (assuming similar precision). To take advantage of this efficiency, many embedded processors include hardware floating-point units (FPUs) to support these higher levels of precision.
The EEMBC FPMark Suite uses 10 diverse kernels to generate 53 workloads, each of which self-verify to ensure correct execution of the benchmark. These workloads are built on the same infrastructure as EEMBC MultiBench™, allowing the user to launch multiple contexts and demonstrate multicore scalability, as well as greatly simplifying the effort required to port the benchmarks to bare metal or implementations running Linux. The kernels in FPMark include a mixture of general-purpose algorithms (such as Fast Fourier Transform, linear algebra, ArcTan, Fourier coefficients, Horner’s method, and Black Scholes) and complex algorithms (such as a neural network routine, a ray tracer, and an enhanced version of Livermore Loops).
“Until now, the industry has lacked a reliable, useful, and consistent floating-point benchmark. In the same way that EEMBC CoreMark® was intended to be a “better Dhrystone,” FPMark provides an extreme improvement over the easily manipulated Whetstone and Linpack,” said EEMBC president, Markus Levy. “The FPMark will expose and highlight the performance gains from innovations in FPU development in terms of real application performance.”
"Developing a reliable floating-point benchmark is a complex challenge – one that EEMBC overcame using many years of benchmark development experience. While many people have attempted to create a floating-point benchmark, most do not comprehend the extra effort required to ensure that the workload executes comparably regardless of compiler or hardware used,” said Linley Gwennap, president and principal analyst of The Linley Group. “For example, it’s important that the FPMark was constructed in such a way to support advanced compiler optimizations, but not at the expense of optimizing away work that must be done during the execution of the benchmark.”
Similar to EEMBC CoreMark, certified scores are not required for FPMark, but EEMBC will promote the use of certified scores for members to ensure high-quality results. Non-members may obtain the entire FPMark suite, including source code and documentation, for only $495 for a single user corporate license or $195 for academic licensing. Contact EEMBC for more details.
About EEMBC
EEMBC, the Embedded Microprocessor Benchmark Consortium, founded in 1997, develops and certifies real-world benchmarks and benchmark scores. The processor benchmarks help designers select the right embedded processors and compilers for their systems. The system benchmarks help consumers and IT professionals select the best smartphones, tablets, and networking firewall appliances. Every processor submitted for EEMBC benchmarking is tested for parameters representing different workloads and capabilities in communications, networking, office automation, automotive/industrial, and embedded Java. System tests focus on two areas – smartphones/tablets and network appliances. With members including leading semiconductor, intellectual property, and compiler vendors, and leading OEMS, EEMBC establishes benchmark standards and provides certified benchmarking results through the EEMBC Technology Center. For more information, visit www.eembc.org.
|
Related News
- EEMBC Launches OABench(TM) 2.0 Second-Generation Office Automation Benchmark Suite for Embedded Processors
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- RISC-V embedded variant RV32E now fully supported by SEGGER's Floating-Point library
- Tilera's TILEPro Multicore Processors Set New Performance Benchmark
- IntellaSys Offers Free Download of T18 Compiler/Simulator for SEAforth Multicore Processors Targeting Embedded Applications
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |