Lattice Just Made It Easier for OEMs to Introduce the Latest in MIPI Camera and Display Capabilities
MIPI DSI and CSI Tx/Rx Reference Designs Help Designers Overcome the Challenges of Integrating Camera and Display Capabilities to Their Systems
HILLSBORO, OR -- August 28, 2013 -- Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced three new complete reference designs that will make it easier for electronic OEMs to deliver media-rich experiences to their end users by taking advantage of low-cost, industry-standard MIPI (Mobile Industry Processor Interface) camera, application processor, and display technologies. These latest FPGA-based reference designs from Lattice enable OEMs to quickly build and roll out next-generation products that are low cost, highly reliable, and consume low power as they deliver the latest in display, image and motion features.
Using these new reference designs, designers can use image sensors that are not designed for the mobile market. As an example, a high end smartphone could incorporate a DSLR type camera. In this case, the image sensor is bridged to a MIPI-based applications processor via a Lattice FPGA. The inverse is also true where MIPI-based components can be linked to non-MIPI based processors or SoCs.
"Increasingly, for OEMs to be competitive they need to provide end-users with a media-rich experience across all their electronic devices. To deliver on this, manufacturers would like to leverage mobile display, applications processor, or camera components, but the interfaces for these low cost system components often present a challenge," said Ted Marena, Director of Solutions Marketing at Lattice. "The fact is, until MIPI becomes the dominant interface for the broad market, customers are going to need a bridge between different interface technologies. Not only does Lattice provide the perfect FPGA technology to adapt to different interfaces, now we provide complete reference designs that make adding MIPI to any system an easy to achieve reality."
Marena will be a presenting at the Qualcomm Uplinq 2013 conference's Hardware Day on Sept. 3, where he'll talk about how Lattice's MIPI solutions enable designers to connect a broad range of display and camera components to the latest MIPI-based Snapdragon™ processors. For more information, please visit: www.uplinq.com/schedule/hardware-day.
Available Today
Given that every customer's system architecture is unique, each of the three new reference designs, as well as the previously announced CSI-2 receive bridge, includes a configuration form available on the Lattice web site that allows designers to specify the interfaces they need and receive an HDL netlist targeting a MachXO2™ or LatticeECP3™ FPGA. For more information, please visit www.LatticeSemi.com/MIPI.
About Lattice Semiconductor
Lattice is a service-driven developer of innovative low cost, low power programmable design solutions. For more information about how our FPGA, CPLD and power management devices help our customers unlock their innovation, visit www.latticesemi.com.
|
Related News
- Elevate Your Display and Camera SOC Capabilities with our latest Silicon Proven MIPI C-D Combo Tx/Rx PHY and DSI Controller IP Cores
- Upgrade Your Display and Camera SOC's with proven MIPI C-D Combo PHY and CSI / DSI Controller IP Cores for both Tx and Rx
- OMNIVISION and Valens Semiconductor Partner to Offer Automotive OEMs a MIPI A-PHY-Compliant Camera Solution for Advanced Driver-Assistance Systems Applications
- MIPI D-PHY Tx IP Core in 22nm along with MIPI DSI-2 Tx Controller IP Core for your High-End Camera and Display needs is available for immediate licensing
- New Version of Most Widely Used Camera and Imaging Interface - MIPI CSI-2 - Designed to Build Capabilities for Greater Machine Awareness
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |