Cadence Announces Industry's First Verification IP for HDMI 2.0
Support for new high definition video format enables development of next generation TVs
SAN JOSE, Calif., 06 Sep 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced the availability of the industry’s first verification IP (VIP) supporting the new HDMI 2.0 specification. This VIP enables designers to quickly and thoroughly verify that their systems-on-chip (SoCs) conform to the HDMI 2.0 specification, accelerating ramp-up to mass production. The Cadence VIP for HDMI 2.0 supports all major logic simulators, verification languages, and methodologies including the Universal Verification Methodology (UVM).
“The HDMI 2.0 verification IP provided by Cadence enabled a small verification team to deliver reliable results within very tight schedule constraints. By reducing the effort required to develop a verification solution, our engineers were able to focus on other tasks crucial to project completion,” said Larry Porter, verification manager, Display Products Division STMicroelectronics. “As a result, we were able to create the type of high-quality and reliable design expected by our customers.”
“The introduction of the HDMI 2.0 Specification represents a major milestone for the HDMI Forum,” said Robert Blanchard of Sony Corporation, president of the HDMI Forum. “Our members collaborated closely to take the highly successful HDMI Specification to the next level by expanding audio and video features for consumer electronics applications.”
"HDMI 2.0 promises to deliver a whole new experience to the already discerning video audience,” said Susan Peterson, group director of product marketing for VIP at Cadence. "Our customers now have immediate access to our latest VIP so they can create these exciting new products confidently and get them to store shelves quickly."
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
|
Cadence Hot IP
Related News
- Cadence Selects Chipidea's USB 2.0 IP For Its SoC Functional Verification Kit
- Synopsys Announces Industry's First CXL 2.0 VIP Solution for Breakthrough SoC Performance
- Cadence Announces First-to-Market DisplayPort 2.0 Verification IP
- Boost Valley Announces HDMI 2.0 Verification IP
- Truechip announces first customer shipment of HDMI 2.0 Comprehensive Verification IP (CVIP)
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |