Open-Silicon Improves Test Quality with Mentor Graphics Tessent Cell-Aware Test
WILSONVILLE, Ore. -- September 9, 2013 -- Mentor Graphics Corp. (NASDAQ: MENT) today announced that ASIC design company Open-Silicon has used the Tessent® TestKompress® product with Cell-Aware Test to improve test quality of SoC designs. By using the Tessent TestKompress product, Open-Silicon succeeded in detecting and resolving defects previously undetected using traditional techniques. Open-Silicon has also deployed the Tessent MemoryBIST product for at-speed testing, diagnosis, and repair of embedded memories.
“As our customers move to smaller process nodes and larger SoC designs, the challenge of detecting subtle defects becomes more complex,” said Taher Madraswala, senior vice president of engineering for Open-Silicon. “To meet the demand for very low DPM, we need tests that not only detect defects at the standard-cell boundaries, but also capture defects within the cell. The Tessent Cell-Aware Test solution gives us this capability without increasing our test cost significantly.”
Cell-Aware Test is a transistor-level test methodology that overcomes the limits of traditional stuck-at and transition fault models and associated test patterns by targeting specific shorts, opens, and transistor defects internal to each standard cell, resulting in significant reductions in defect (DPM) levels.
Open-Silicon provides its customers with fully tested parts, and the Mentor® Cell-Aware Test capability and the Tessent MemoryBIST solution enhance their ability to provide more reliable silicon to their customers. Open-Silicon has used the Tessent TestKompress Cell-Aware Test capability to detect cell-internal defects that were not detected using traditional silicon test methods, which successfully reduced their defective parts-per-million (DPM). They plan to deploy this solution to meet the needs of customers who are DPM sensitive.
“Cell-Aware Test is proving its value to companies like Open-Silicon who need to reduce DPM levels” said Steve Pateras, product marketing director at Mentor Graphics. “We are continuously enhancing our Tessent DFT solutions to achieve the highest test quality while reducing test development effort and production test cost.”
(Mentor Graphics, Mentor, Tessent and TestKompress are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
About Mentor GraphicsMentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of about $1,090 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com.
|
Related News
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality
- Open-Silicon Extends Long-Term Collaboration with Mentor Graphics Technologies for Custom SoC Design Success
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM
- Mentor introduces Tessent Safety ecosystem to meet IC test requirements of the autonomous vehicles era
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |