Cadence Offers Secure Digital 4.0 Host Controller IP Core
SAN JOSE, Calif. -- September 16, 2013 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced the immediate availability of its Secure Digital (SD) 4.0 Host Controller Intellectual Property (IP) core, which allows designers to achieve the maximum memory card access performance of up to 312MB/s – 3X the performance of the previous specification. The Cadence® SD 4.0 Host Controller IP core is compliant with SD Specification Version 4.0 by the SD Association and is the fastest IP solution on the market, with support for Default Speed, High Speed and Ultra-High Speed Phase I (SDR12, SDR25, SDR50, SDR104, DDR50) as well as Ultra-High Speed Phase II (FD156 and HD312) modes, achieving connection speeds of 1.56Gbps and 3.12Gbps.
The SD 4.0 Host Controller IP core can support both removable and embedded memory devices. To achieve optimal performance, an advanced scatter-gather direct memory access (DMA) engine is integrated into the IP core along with configurable ping-ping data buffers and a dual-buffer option. To achieve low-power operation, the SD 4.0 Host Controller IP core is architected to allow users to independently switch on and off the master SD card clock and the memory card clock, thus saving power. Designed for ease of use and flexibility, the IP core has a standard AMBA® AXI™ master interface for DMA operation and a separate AMBA AHB™ slave interface for CPU configuration. The SD 4.0 Host Controller IP core also supports standard Linux drivers for SD Host.
The SD standard is the most widely adopted interface in the consumer market, and is commonly used in applications such as cameras, mobile phones, tablets and general consumer products. As a critical component for the success of consumer products, file transfer times play an increasing factor in the customer experience, driving the need for faster speed and design innovation. The SD Specification Version 4.0 helps achieve optimal performance. More information is available here.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available here.
|
Cadence Hot IP
Related News
- Arasan Chip Systems Announces SD 4.0 Host Controller IP
- Ambarella licenses the World's First Standard SD MMC 4.0 Host Controller IP core from Arasan Chip Systems
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
- SD/eMMC Host and Device Controller IP Cores including matching PHYs with high performance, and high storage capacity available for license to secure your removable and embedded storage
- Cadence Offers Production Proven USB 3.0 Host Controller IP
Breaking News
- Rambus Reports Fourth Quarter and Fiscal Year 2024 Financial Results
- CoMira Solutions unveils its new 1.6T Ethernet UMAC IP
- intoPIX Unveils Cutting-Edge AV Innovations at ISE 2025
- RISC-V in Space Workshop 2025 in Gothenburg
- Dolphin Semiconductor strengthens its governance with two key Board appointments
Most Popular
- Intel Halts Products, Slows Roadmap in Years-Long Turnaround
- UK Space Agency Awards EnSilica £10.38m for Satellite Broadband Terminal Chips
- EXTOLL collaborates with BeammWave and GlobalFoundries as a Key SerDes IP Partner for Lowest Power High-Speed ASIC
- RaiderChip unveils its fully Hardware-Based Generative AI Accelerator: The GenAI NPU
- Celestial AI Announces Appointment of Semiconductor Industry Icon Lip-Bu Tan to Board of Directors
E-mail This Article | Printer-Friendly Page |