New Xilinx OTN SmartCORE IP for High Capacity Combined Ethernet and 100G OTN Switching Platforms and Packet-Optical Transport Systems
Company strengthens OTN Solutions Portfolio to address the growing gap between current ASSP and ASIC industry offerings
LONDON -- Sept. 22, 2013 -- Xilinx, Inc. (NASDAQ: XLNX) at ECOC 2013, today announced new OTN SmartCORE™ IP for high capacity combined Ethernet and 100G OTN switching platforms and Packet-Optical Transport Systems (P-OTS). Xilinx's SmartCORE IP portfolio is a strategic deliverable in Xilinx's roadmap to deliver All Programmable solutions needed to create, differentiate and evolve intelligent 400G and Nx100G OTN solutions and OTN switching platforms with high availability, low latency, low jitter and high Quality of Service (QoS) requirements.
"Demand for higher and more efficient bandwidth utilization is driving the development of smarter networks based on OTN Switching. However, shortfalls in traditional ASIC and ASSP solutions threaten to stifle innovation," explained Gilles Garcia, director of Wired Communications at Xilinx, Inc. "With our expanded range of OTN Switching-optimized SmartCORE IP, Xilinx is making the investment needed to enable smarter P-OTS based networks, and thereby enabling customers to develop highly differentiated, compact, low power and All Programmable-based solutions, without compromising on performance or features."
The new OTN SmartCORE IP blocks are optimized for 7 series devices and include a group of comprehensive and environmentally agnostic APIs – available to abstract all common and complex functions to aid seamless integration into customer software:
- 100G 1 Stage Multiplexer/Demultiplexer SmartCORE IP– Ultra-compact traffic aggregator, supporting any combination of up to 80 channels of ODUj traffic muxed into or demuxed from a high order ODU4.
- OIF compliant 100G SAR SmartCORE IP– 80 channel segmentation and reassembly core which packetizes ODUjs into packet flows. This enables ODU traffic to be switched through a packet switch fabric, facilitating Packet Optical Transport systems.
- 100G ODUMon SmartCORE IP – A bi-directional IP block used to perform overhead insertion and extraction on up to 80 ODUj channels. Used in conjunction with the Xilinx 128ch OTN Overhead Processor, it enables PM Monitoring, TCM Monitoring and/or TCM Termination and Generation with consequent action insertion for up to 6 levels of TCM on each of the ODUj channels.
Availability
Xilinx SmartCORE OTN IP Cores for OTN switching will be available September 30th 2013. Please contact your local Xilinx sales representative for more information or visit http://www.xilinx.com/esp/wired/wired_ip_resources.htm.
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- ZTE Designs Virtex-6 FPGAs Into IP Transport Network Platform, Enabling 100G Ethernet Service Deployment
- Xilinx Announces Flexible Platform for 100G Optical Transport Network Solutions Development and Smooth Transition to 400G
- Xilinx All Programmable Optical Transport Network (OTN) IP Subsystems Honored by 2016 Lightwave Innovation Reviews
- Xilinx Delivers the Industry's Most Flexible and Comprehensive Ethernet Portfolio for Data Center Interconnect, Service Provider and Enterprise Applications
- New Xilinx Reference Designs Equip Customers with Industry's Only Single-Chip Solution for 4x100G OTN Transponders and 2x100G OTN Switching Applications
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |