Analog Drives Processor Architecture
Nick Flaherty, Embedded Editor, EE Times Europe
10/3/2013 11:36 AM EDT
The recent port of a number of mixed signal interface IP blocks to 20nm by Synopsys Inc raises some fascinating questions on the microprocessor ecosystem. In days gone by, analog was well behind the curve. Now, USB, DDR, PCI Express, and MIPI PHY interfaces are available at what is pretty much the leading edge.
The Synopsys' EM family provides highly configurable cores where instructions can be added to accelerate specific applications -- ideal as the controller for memory or an interface that doesn't have to worry about running an operating system. This makes them well suited to the interfaces that have been ported to TSMC's 20SoC process.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- RED Semiconductor announces VISC™ licensable high performance processor architecture for RISC-V
- Blumind Harnesses Analog for Ultra Low Power Intelligence
- The Future of Mobility: Fraunhofer IPMS drives the Revolution in Vehicle Architecture
- CEVA NeuPro-M Edge AI Processor Architecture Recognized at EE Awards Asia 2022
Breaking News
- Infineon further strengthens its number one position in automotive microcontrollers and boosts systems capabilities for software-defined vehicles with acquisition of Marvell's Automotive Ethernet business
- JPEG XS Technology Integrated by Cobalt Digital with intoPIX TicoXS FIP Codec, supporting High Profile and new TDC Profile
- GUC Monthly Sales Report - March 2025
- Analysts question TSMC-Intel JV plan
- GUC Monthly Sales Report - March 2025