Synopsys Redefines VCS To Deliver Smart Verification

VCS 7.0 Raises Abstraction Level, Providing Advanced RTL Verification Platform

MOUNTAIN VIEW, Calif., June 3, 2002 - Synopsys, Inc. (Nasdaq:SNPS), the technology leader for complex integrated chip (IC) design, today introduced VCS™ 7.0, pioneering the first comprehensive Smart Verification solution to address increasing system-on-chip (SoC) verification challenges. VCS 7.0 incorporates advanced higher-abstraction verification technologies in a single open platform to enable faster verification with greater confidence. New technologies in VCS include native code generation support for OpenVera™ assertions (OVA); native code generation support for OpenVera testbench constructs, called "VeraLite"; native support for CycleC, a RTL C++ performance technology; and a new native coverage metric, Observed Coverage.

"We have been using VCS successfully for more than ten years to verify our high performance microprocessor designs," said Sunil Joshi, vice president, Corporate CAD, Sun Microsystems, Inc. "The evolution of VCS from a fast Verilog simulator to a highly integrated, high performance RTL verification platform is what is needed to meet Sun's demanding verification requirements."

As verification consumes up to 70 percent of the design cycle, engineering teams seek evolutionary solutions that improve productivity and throughput with minimal risk. VCS 7.0 provides a Smart Verification solution that delivers higher-abstraction assertion-based verification and testbench technology, higher performance C++ modeling, and advanced coverage technology-all native to and integrated in an industry-proven HDL simulation platform.

"VCS 7.0 is a milestone release," said Manoj Gandhi, senior vice president and general manager of the Verification Technology Group at Synopsys. "We have a strong track record of delivering innovative verification technologies to help our customers. By incorporating these technologies in VCS 7.0, we have evolved VCS and redefined simulation."

Higher-abstraction Verification Enables Increased Performance and Productivity

VCS 7.0 delivers native support for OVA, which provides higher-abstraction for modeling assertions. This enables design engineers to easily leverage the power of assertion-driven verification within VCS and provides high performance and productivity. OVA allows smart use of simulation cycles by constantly monitoring and checking design behavior during simulation, enabling designers to achieve higher verification productivity.

"VCS with OpenVera assertions accelerates implementation of our verification environment four times faster than Verilog assertions," said George Apostol, vice president of Silicon Engineering, BRECIS Communications, leading developer of Multi-Service Processors™ for routers, security appliances and multi-service gateways. "Within days, we were able to write OpenVera assertions and use them to find functional bugs. Using VCS, we can easily reuse these assertions throughout the verification flow from block-level through chip-level."

Native Testbench Support with VeraLite

Creating testbenches to verify designs requires comprehensive data structures and powerful language constructs. VeraLite is a subset of OpenVera testbench language natively supported in VCS that enables users to write tests at a higher level of abstraction compared to Verilog. VeraLite augments Verilog design verification with easy-to-use, powerful constructs that allow verification-specific tasks such as real-time self-checking, advanced flow control, advanced multi-threading, and inter-thread communication. VeraLite significantly improves verification productivity and performance due to native code generation support within VCS.

"Native support for OpenVera in VCS with VeraLite is an excellent step in raising the verification productivity of the Verilog design community." said Janick Bergeron, CTO, Qualis Design. "With VeraLite, designers will have access to OpenVera testbench constructs that provide higher-levels of abstraction within their familiar Verilog environments."

Higher Quality with Observed Coverage Metrics

VCS 7.0 extends its built-in comprehensive coverage technologies with advanced Observed Coverage metrics (OBC) to provide new insight into test quality and smart guidance to the designers for improving tests and finding bugs. OBC provides feedback above and beyond traditional coverage technologies by reporting that tests not only exercise the design, but also generate observable activity on user-specified outputs. This new metric enables design teams to improve the quality and completeness of verification tests and increase their confidence in their verification environments.

"We use VCS extensively for the verification of our industry-leading high-performance, low-power embedded RISC cores," said Bryan Dickman, CPU Design Verification Manager, ARM. "With comprehensive coverage technology in VCS we expect to enhance our verification effectiveness due to the performance advantage that this built-in capability provides."

"Meeting our customers' quality requirements for our configurable microprocessor IP is essential to our success," said Kaushik Sheth, chief engineer at Tensilica. "To achieve our quality goals, we have added VCS Observed Coverage to our verification methodology. By using Observed Coverage, we can produce higher quality designs than we could using only traditional coverage tools."

Higher Performance with CycleC Technology

VCS CycleC C++ coding style enables up to 10 times performance improvement over HDL simulation for synchronous RTL designs. VCS 7.0 provides the technologies for design teams to easily develop CycleC models and integrate them into the VCS simulation engine. These technologies include a CycleC style checker to ensure C++ models adhere to CycleC coding guidelines; automated integration of CycleC models into VCS via the DirectC interface; and a utility to translate CycleC models to Verilog RTL for use within a standard implementation flow.

Pricing and Availability

VCS 7.0 will be available in Q4, 2002. Pricing starts at $20,250 for a one-year technology subscription license (TSL). Customers on maintenance will have access to all VCS 7.0 Smart Verification technologies at no additional cost.
To learn more about Smart Verification visit http://www.smartverification.com/.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS), headquartered in Mountain View, Calif., creates leading EDA tools for the global electronics market. The company delivers advanced design technologies and solutions to developers of complex integrated circuits, electronic systems and systems-on-a-chip. Synopsys also provides consulting and support services to simplify the overall IC design process and accelerate time to market for its customers. Visit Synopsys at http://www.synopsys.com/.

Synopsys is a registered trademark of Synopsys, Inc. VCS and OpenVera are trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.