Averant, Inc. Licenses Verisity's e Verification Language
MOUNTAIN VIEW, CA - June 3, 2002--Verisity Ltd. (Nasdaq:VRST), the leading provider of functional verification automation, and Averant, the leader in property verification, today announced that Averant has licensed Verisity's e verification language through the LicenseE™ program. As a LicenseE member, Averant has the ability to develop or enhance tools to support the e verification language. Averant will add support for the e language to Solidify™, its static functional verification tool. Averant has also joined the Verisity Interoperability Partners (VIP™) program to ensure a smooth integration between Verisity's Specman Elite™ and Solidify.
"We're delighted to receive a key endorsement of the e verification language from Averant, a leader in the property verification market," said Dave Tokic, director of strategic marketing for Verisity. "Averant provides a valuable technology to customers and through integration with e, the de facto verification language, is enabling a robust verification methodology."
"Performing block level verification using Solidify and Averant's Hardware Property Language have emerged as the key to a smooth and predictable verification schedule," said Behrooz Zahiri, Averant's vice president of marketing. "Joining LicenseE and partnering with Verisity provides customers with an integrated solution between Verisity's Specman Elite and Averant's Solidify. This integration will allow customers to improve design quality and verification productivity by reusing in Specman Elite the work done in Solidify."
When it is time for system verification, all of the work done in Solidify, can be seamlessly used within the Specman Elite system verification environment. This allows the verification team to fully leverage the work carried out at the block level, allowing properties to act as functional coverage points, and to ensure that all design assumptions are tested and complied at the system level.
The end result is a significant improvement in the quality, predictability, and duration of the verification activities.
Program Membership
As a member in the LicenseE program, Averant will receive open access to the e language, including a stand-alone e parser, and will participate in the e Steering Committee. The Steering Committee's purpose is to drive the future direction of the language to better serve the verification market. All companies on the Steering Committee have equal say, including Verisity.
As a VIP partner, Averant can develop, test, support and maintain the integrations between Specman Elite and Solidify. Averant will receive Specman Elite licenses, documentation, support and software updates as well as access to beta releases.
About Verisity
Verisity is the leading provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to high growth segments of the electronics industry. Verisity's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.
Verisity Design, Inc.'s principal executive offices are located in Mountain View, CA. Verisity's principal research and development offices are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.
About Averant
Averant, Inc., founded in 1997, is a privately held EDA company leading the emerging market for static functional verification and property checking. Averant develops, sells, and supports worldwide Solidify, a software tool that delivers unprecedented performance in verification of HDL designs. Solidify improves verification productivity and design quality while reducing time-to-market and schedule risk. For more information, visit Averant's web site at www.averant.com, or contact by email at info@averant.com or by phone at 408 844 8440
####
Verisity is a registered trademark of Verisity Design, Inc. LicenseE, Specman Elite and VIP are trademarks of Verisity Design. All other trademarks are the property of their respective holders.
|
Related News
- Key Endorsements from Industry Leaders Drive Verisity's e Verification Language to Standardization
- Europe Technologies Selects Verisity's e Verification Language For IP Verification; Europe Technologies Selects Market-Proven Verification Language
- STARC Selects Verisity's e Verification Language for IP Reuse <!-- verification --> --> "Arial,Helvetica" size=-1 > Headline News
- TransEDA Code Coverage Tool Integrated with Verisity's vManager to Boost Verification Productivity for Mixed-Language Designs
- Siemens A&D Licenses Verisity's SpeXsim to Automate Verification Processes
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |