English
Avery Design Systems Announces UFS Host Controller UFSHCI Verification Solution
ANDOVER, MA. - October 8, 2013 – Avery Design Systems Inc., a leader in verification IP, today announced availability of its UFS Host Controller Interface (JESD223 UFSHCI) verification solution supporting the latest embedded mobile storage solutions comprised of MIPI UniPro and M-PHY, and JEDEC UFS specifications.
The new release of MIPI-Xactor allows design and verification engineers to quickly and extensively test the functionality of both UFSHCI-compliant host controllers and UFS devices.
Avery provides a complete verification solution consisting of SystemVerilog UVM/OVM/VMM compliant models and environment, protocol checkers, directed and random compliance test suites, and reference verification frameworks. Additional advanced debug features include multi-level analyzer trackers to visualize data and control flow through the protocol stacks.
Key Features
UFS Host Controller Driver (UFSHCD) model
- Emulates UFSHCI host driver including host initialization steps
- Supports random controller and device configuration for comprehensive verification
- Supports virtual hardware adaptor interface to UFSHCI controller via AMBA or PCIe local bus interface
- Supports 4 main SAPs: UIO_SAP, UDM_SAP, UTP_CMD_SAP, UTP_TM_SAP
- Supports command sets
- Native UFS
- SCSI SPC-4, SBC-3, SAM-5
- UIC commands
- Abstract transaction classes model UTRL, UTMRL, UTRD, UTMRD, and UCD, and UPIUs
- Supports random SGL generation
- Multiple protocol analyzer trackers for UTP-level, AMBA, SAPs, UniPro layer-level, and symbol level
- Comprehensive protocol checking
- Avery and JEDEC UFS Test Spec (JESD224) compliance testsuites
Unipro model
- Emulates UniPro protocol stack layers and M-PHY
- Supports all service primitives (SAP) and service data units (x_SDU)
- DME User supports all sequences of control, configuration, and status primitives
- Transport service
- Allocates connections between CPorts
- Schedules message transfers between CPort Users
- Supports CPort signal interface
- Supports UniPro Test Feature
M-PHY
- Multiple LANE provisions
- HS_MODE, all GEARs
- LS-MODE NRZ and PWM signalling schemes, all GEARs
- Multiple power saving modes
- AHCI host software BFM
- Host and controller bus adaptor
- Reference SATA Express controller (PCIe/AHCI HBA) and adaptor for emulating SCSI targets
- Compliance testsuite
- Comprehensive protocol checks
- Protocol analyzer tracker
- Functional coverage model
- Works with any PCIe and AXI IP or VIP
Key BFM Features
- Works with any PCIe and AXI IP or VIP
- Layered environment based on family of SystemVerilog classes and methods
- Abstract data model for transfer, packet, and descriptor types
- Drivers, event callbacks, and scoreboard options automate status and result checking
- Robust error injection enables modifying, adding, or deleting frames
- UFS and UniPro transaction trackers (command and packet exchanges)
- Throughput calculation for performance analysis
- Random scenario generation with constraints stress design operation
- Directed tests for focused functional compliance testing including UFS and SCSI commands and UFS and UniPro power modes
- Functional coverage monitoring of scenario cases
- Comprehensive protocol checking
- UVM support
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for automatic property and coverage generation and RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, NVM Express, SCSI Express, SATA Express, eMMC, and SD/SDIO standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
||||||
Search Verification IP
Avery Design Systems Hot Verification IP
Related News
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Northwest Logic Uses Avery Design System’s High Bandwidth Memory (HBM) Model to Verify Its High-Performance HBM Controller IP Core
- Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
- Mobiveil and InPsytech Announce Successful Inter-Op Verification of Enterprise Flash Controller Design IP and ONFI 5.1 PHY IP
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
|
E-mail This Article | 
|
|
Printer-Friendly Page |