CAST Introduces H.264 Video Over IP Subsystem to Simplify Video Streaming Product Development
Woodcliff Lake, NJ — October 10, 2013 — Semiconductor intellectual property provider CAST, Inc. has released a reusable subsystem and suite of hardware reference designs that make it easier to build video streaming into mobile and other products.
The new H264OIP-HDE Subsystem integrates three IP cores available from CAST: the H.264 High Profile Video Encoder (H264-HP-E) core for high-quality video compression, and the RTP and UDP/IP hardware stacks for encapsulating video for Internet Protocol transmission. Flexible video, memory, and network interfaces simplify system integration, and optional logic blocks enable standalone, processor-free subsystem operation. Available hardware reference design systems provide a turnkey jumpstart to streaming system development.
The new subsystem is an especially competitive solution for low-latency applications that demand minimal video delay. The advanced rate control capabilities of the H.264 encoder core, the near-zero latency of the hardware RTP/UDPIP encapsulation, and the ability to directly process the uncompressed video stream as presented by the capturing device together enable the H264OIP-HDE Subsystem to stream video with ultra-low—sub-5ns—latency. Furthermore, the subsystem’s dedicated hardware implementation means it consumes significantly less energy than any similar software-based alternative.
“This new video over IP subsystem makes the superior H.264 compression we offer drop-in ready for high-performance, low-latency, low-energy, video streaming over Ethernet or Wi-Fi,” said Nikos Zervas, chief operating officer for CAST. “Completing the solution are FPGA reference designs for turnkey HDMI- or DVI-to-Ethernet streaming in hardware, and customization services through which we can deliver a pre-packaged and fully-verified combination of any video-in or network controllers a customer requires.”
Reference designs for the streaming subsystem are available now for the Altera® Stratix® IV and Arria® V families, and the Xilinx® Kintex®-7 line. These include the CAST and other essential IP cores implemented in an FPGA, plus the necessary interfaces, memory, drivers, and software.
CAST’s IP customization services are available to integrate the Subsystem with a variety of memory controllers, input video interfaces (e.g., DVI, HDMI, MIPI-CSI, or SDI), and IP-based MAC controllers (e.g., Ethernet or 802.11 Wi-Fi). Other options include multiple video channels, different video preprocessing modules, or different compression algorithms (e.g., JPEG or JPEG 2000), and mapping the subsystem to different FPGA platforms.
The H264OIP-HDE Subsystem in RTL for ASICs or netlists for FPGAs is available now, including the H.264 Encoder Core (sourced from Alma Technologies SA) and the CAST RTP and UDP/IP Cores, other essential functions, complete documentation, and more. Call CAST at +1 201.391.8300 or visit www.cast-inc.com for more information.
|
CAST, Inc. Hot IP
Related News
- CAST Expands Streaming Video IP Line with Motion JPEG Subsystem
- New PowerVR video IP family from Imagination combines highest quality H.265/H.264 encoding with optimized low latency streaming
- Ultra-Low Latency H.264 Video Encoding Now Available from CAST
- CAST adds H.264 Main Profile Video Encoder Core to Compression IP Family
- CAST H.264 Video Encoder IP Core Now More Flexible, Faster, and Easier to Integrate
Breaking News
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- Sondrel announces CEO transition to lead next phase of growth
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
Most Popular
- Arm's power play will backfire
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PUFsecurity Collaborate with Arm on PSA Certified RoT Component Level 3 Certification for its Crypto Coprocessor to Provide Robust Security Subsystem Essential for the AIoT era
E-mail This Article | Printer-Friendly Page |