English
Nintendo 2DS Adopts DMP's graphics IP core
October 14, 2013 -- Digital Media Professionals Inc(DMP) today announced that DMP’s graphics IP core, PICA200, is used in Nintendo’s “Nintendo 2DS” which will launch on October 12 in North America, Europe and Australia.
PICA200 is the same graphics IP core as used in Nintendo3DS. PICA200 features proprietary DMP graphics extensions “Maestro technology”. By hardware implementation of complex shader functionality, these extensions allow the high performance graphics rendering found on high-end products to be realized on mobile devices with low power consumption requirements, such as portable game machines.
|
||||||
DMP Inc. Hot IP
Related News
- Olympus adopts DMP's Hybrid Graphics IP core for OLYMPUS OM-D E-M1
- FujiFilm Adopts DMP's Graphics IP Core "SMAPH-H"
- DMP GPU IP core Adopted for Nintendo's portable game console "New Nintendo 3DS"
- DMP and III Collaborate to Promote DMP's Graphics Offering and GPU Integration Services to Taiwanese Customers
- ATI Employs Simplex's VoltageStorm(TM) SoC to Ensure Success Of the Nintendo(R) GameCube(TM) Graphics Chip <!-- verification -->
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
|
E-mail This Article | 
|
|
Printer-Friendly Page |