LISATek Announces New Release Of Its Unified Product Suite For Next-Generation Embedded Processor Design
New Tool Suite Integrated with Synopsys CoCentric System Studio
Menlo Park, Calif. (U.S.A.) - June 3, 2002 - LISATek®, a company revolutionizing the design of embedded processors for system-on-chip (SoC) solutions, announced a new release of its tool suite for the automated design of embedded processors used in SoCs and integrated circuits (ICs). All tools in the suite-the EDGE™ Processor Designer, RIM™ Software Designer, and HUB™ System Integrator-have significant new features, and are now integrated with Synopsys® CoCentric® System Studio.
LISATek's technology is based on a single description language, LISA 2.0 (Language for Instruction Set Architecture), which is an extension to C/C++. The company's products provide increased productivity to designers of embedded processors for SoCs and to vendors of ICs, application specific standard products (ASSPs), and embedded processors. LISATek's products comprise a complete, unified platform for faster embedded processor design and verification.
Integration with Synopsys CoCentric System Studio
The CoCentric System Studio SystemC™ simulator enables the joint verification and analysis of algorithms, architectures, hardware, and software at multiple levels of abstraction. The transaction-level simulation capability in System Studio delivers the performance designers need to create a virtual prototype of an SoC, quickly close on the SoC's architecture, and immediately proceed with the development and verification of the SoC's embedded software.
"LISATek's tool suite works seamlessly with CoCentric System Studio to expedite the design and architectural optimization of embedded processors within the context of an SoC," said Joachim Kunkel, vice president and general manager, System Level Design at Synopsys, Inc. "The combination of System Studio and the SystemC transaction-level embedded processor models generated by LISATek's tool suite delivers the simulation performance needed to address the most demanding applications, including wireless and broadband networking."
New Version of LISATek Product Suite Features Significant New Functionality
- EDGE Processor Designer: A complete and fully integrated toolset that facilitates design of embedded processors including microcontrollers (�Cs), digital signal processors (DSPs), network processors (NPUs), and application specific processors (ASIPs). EDGE also generates tools for processor exploration and automatically facilitates interactive editing of a design. The new release of EDGE includes advanced memory simulation modeling capabilities, multi-processing tools and Bus model generators.
- RIM Software Designer: A full software development environment for the embedded processors that are automatically generated using EDGE. It is comprised of LISATek simulators including JIT-CC™-the fastest instruction set simulator available-plus code generation tools (assembler and linker), disassembler, and debugger. New features include multi-loader support for common object file format (COFF), executable and linking format (ELF), and IntelHEX, as well as user-defined formats, plus instruction history recording to support application debugging.
- HUB System Integrator: A toolset that enables hardware designers to integrate and verify EPs generated by EDGE into a SoC environment. The new release of HUB includes a multiprocessor simulation capability to verify heterogeneous systems of embedded processors with a user-defined number of debuggers. It also features a re-targetable simulation application programming interface (API) for easy customization and interfacing with different SoC design environments, including Synopsys' CoCentric System Studio.
LISATek's unified product suite, version 2002.2, is available immediately worldwide for Solaris 2.7 and 2.8, Linux, and Windows NT/2000 platforms. Module pricing starts at $50,000 (U.S.). Visit http://www.lisatek.com/products.html for more information.
About LISATek
LISATek is a privately held electronic design automation (EDA) company founded in 2001. Its products are based on technology developed at Aachen University of Technology, Germany. The company offers a revolutionary platform for the design of embedded processors for system-on-chip (SoC) solutions. LISATek's instruction set simulator, JIT-CC™, is the fastest available today. Its unified tool suite, comprised of the EDGE™ Processor Designer, HUB™ System Integrator, and RIM™ Software Designer, is a complete solution that automatically generates of all necessary tools for embedded processor design, embedded software development and for the integration and verification of embedded processors within a system-on-chip (SoC) environment.
LISATek tools, software and hardware descriptions can now be based on a single specification, dramatically improving embedded processor design productivity for processor, SoC, and software designers.
For more information, visit http://www.lisatek.com or contact LISATek Inc. at 190 Sand Hill Circle, Menlo Park, Calif. 94025 U.S.A.; telephone (650) 233-4344 or email info@lisatek.com. LISATek GmbH can be reached at Technologiezentrum am Europaplatz, Dennewartstrasse 25-27, 52068 Aachen, Germany; by telephone at +49 241 9631510; or by fax at +49 241 9631519.
Note: LISATek is a registered trademark and EDGE, HUB, RIM, and JIT-CC are trademarks of LISATek. All other trademarks are property of their respective owners.
|
Related News
- Synopsys' Next-Generation Embedded Vision Processors Boost Performance up to 100X
- Xilinx Delivers First Public Access Release of its Next-Generation Vivado Design Suite
- STMicroelectronics Introduces Next-Generation Single-Chip Automotive Navigation Processor with Embedded GPS
- MIPS-Based Products at Fall Processor Forum Raise the Bar on Next-Generation Embedded Systems
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |