Breker Verification Systems Unifies SoC Verification Across Simulation, Acceleration, In-Circuit Emulation, FPGA Prototyping, Silicon Validation
TrekSoC-Si Generates Multi-Threaded, Multi-Processor, Self-Verifying C Tests for All Hardware Verification Platforms from a Single Model
SAN JOSE, CALIF. –– October 15, 2013 ––Breker Verification Systems (www.brekersystems.com), The System-on-Chip (SoC) Verification Company, today unified the SoC verification process across simulation, simulation acceleration, emulation, prototyping and silicon validation with the launch of TrekSoC-Si™, eliminating the need to hand-craft different tests for different platforms.
TrekSoC-Si, part of Breker’s TrekSoC™ portfolio, automatically generates multi-threaded, multi-processor, self-verifying C test cases that run on the SoC’s embedded processors on in-circuit emulation (ICE) platforms, field programmable gate array (FPGA) prototypes and production silicon.
“TrekSoC eliminated the need to hand-write tests for embedded processors in simulation and acceleration,” notes Adnan Hamid, Breker’s chief executive officer (CEO). “TrekSoC-Si moves beyond simulation to generate test cases for hardware verification platforms, eliminating the need to hand-write hardware validation tests while stressing all aspects of the SoC before trying to boot the operating system and applications.”
The new product is a companion to TrekSoC and provides complementary functionality. TrekSoC-Si employs the same graph-based scenario model used to generate test cases and requires no additional resources to move beyond simulation into hardware platforms. With no changes to the scenario model, test cases can be generated and tuned for each platform. For example, longer test cases can be run in hardware than in software. Test cases concentrate on verification of concurrent, coherent and multi-threaded capabilities.
How it Works
TrekSoC-Si automatically generates self-verifying C test cases that target system-level interactions. These test cases focus on verification of concurrent, coherent and multi-threaded capabilities, and are designed to run efficiently in any hardware platform. Test cases include realistic application scenarios, such as use cases that involve multiple IP blocks interacting together. This is more efficient and more effective than hand-written tests, which typically verify only that each IP block is instantiated properly into the SoC.
The test cases provide unique visualization capabilities via the TrekBox™ module running on the same host system used to download code into the hardware platform. TrekBox shows in real time the progress of each application scenario as it moves from thread to thread and from processor to processor. This display clearly documents the test case and provides essential debug information if the test case uncovers an SoC design bug. TrekBox also handles self-checking comparison against expected results and other bookkeeping verification tasks to reduce memory consumption within the SoC.
Input information is derived from a system-level scenario model that describes desired outcomes developed by the user. Scenario models are developed in C/C++ using a simple paradigm of graphs and graph constraints, created with only a few constructs and requiring no new language. They are hierarchical so that models for IP blocks can be composed together for a subsystem or the complete SoC.
TrekSoC, first introduced in 2007, has been used to verify a variety of automotive, graphics, consumer electronics, and networking designs that have been taped out successfully and are in production use now. As a result, Breker’s experience is uniquely suited to hardware platforms and silicon validation because of TrekSoC’s processor-centric SoC verification approach. TrekSoC-Si supports all hardware verification platforms in order to eliminate hand-written tests and find real bugs at every stage of the SoC development process.
Availability
TrekSoC-Si is shipping now. Pricing is available upon request.
For more information about Breker, visit http://tiny.cc/5zzl4w.
About Breker Verification Systems
Electronic Design Automation (EDA) software company Breker Verification Systems provides innovative solutions to solve the challenge of complex system-on-chip (SoC) functional verification and eliminate the pervasive "Stitch and Ship" SoC design approach. Its TrekSoC™ software and unique SoC scenario-modeling™ approach are used in production at leading semiconductor companies in the U.S., Europe and India. More information about Breker can be found at www.brekersystems.com
|
Related News
- Synopsys Unveils Industry's First Unified Emulation and Prototyping System Addressing Verification Requirements Across the Chip Development Cycle
- Avery Design Partners with S2C to Bring PCIe 6.0 and LPDDR5 and HBM3 Speed Adapters to FPGA prototyping solutions for Data Center and AI/ML SoC Validation
- Corigine Brings Prototyping And Emulation Acceleration To The Desktop With MimicTurbo GT Card
- Breker Verification Systems Unveils Intelligent Regression Optimization Solution to Accelerate Simulation, Emulation Execution
- Aldec unveils Xilinx UltraScale FPGA-based prototyping board enabling Simulation Acceleration and Emulation with the latest release of HES-DVM
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |