OmniPhy Introduces HDMI 2.0 TX/RX Controller+PHY IP, Driving 6 Gb/s Over Wirebond Packages
Enabling SOC's For Ultra-High-Definition Televisions With Four Times the Clarity of Existing High-Definition Video Screens!
SAN JOSE, California -- October 21, 2013 -- OmniPhy Corporation, a leading supplier of mixed-signal interconnect IP, today announced that it's Video Display IP Group will ship a new Silicon Intellectual Property (SiIP) platform supporting HDMI 2.0 TX and RX standards up to 6 Gb/s for deployment in system-on-a-chip (SoC) solutions for the ultra-high-definition (UHD) market. The SiIP includes interoperable controller and PHY designs which enable customers to accelerate and focus their efforts.
HDMI 2.0 is a significant leap forward for consumers, increasing bandwidth to over 18Gb/s and supporting the stringent requirements of ultra-high-definition televisions (4400x2250 pixels at a 60Hz frame rate) -- four times the clarity of an existing 1080p/60 video screen! Further, the standard has many other significant enhancements including support for wide angle theatrical (21:9) aspect ratios, up to 32 high-fidelity audio channels (1536 audio sample frequency), and simultaneous delivery of dual video streams to multiple users on the same screen. The SiIP is fully backward compatible to previous versions of the standard, including HDMI 1.4b.
The OmniPhy HDMI 2.0 SiIP solution is a flexible high-performance design that has been optimized with strict customer requirements in mind. The OmniPhy solution minimizes the footprint of the design (power, area, pin counts) at the same time providing the rich feature sets and ease of integration they've come to expect from OmniPhy. The SiIP also advances the state of the art in the area of Design-For-Test (DFT) and post-silicon yield enhancement. The SiIP works equally well on both flip-chip and wire-bond packages, enabling low-cost HDMI 2.0 SoC realization.
"We selected OmiPhy's HDMI IP solution due to the company's strong mixedsignal and high speed digital expertise," said Raed Moughabghab, Vice President, Analog Engineering, Entropic. "OmniPhy's early readiness with HDMI 2.0 enabled us to incorporate essential silicon IP in our most advanced cable and satellite set-top box SoCs. As a trusted IP partner, OmniPHY provided us with a high-quality product, unequivocally optimized while maintaining a flexible implementation that integrated seamlessly in our products."
"OmniPhy provides world class design IP solutions and this latest product is a testament to that," remarked Ritesh Saraf, OmniPhy's CEO. "HDMI 2.0 involves a significant step from the previous HDMI versions and the deep expertise of the OmniPhy team in high-speed serial interface enabled us to design a robust solution optimized for area and power. The design enables 6 Gb/s operation with excellent margin across wide spectrum of cables. With the addition of HDMI 2.0 IP we continue to expand our portfolio to provide our customers a broad solutions for their SoC interface IP needs"
Key Features of the OmniPhy HDMI RX/TX 2.0 IP Platform
- Built-in 5V tolerance
- Adaptive training finds the settings which maximizes performance and minimizes power
- Support for ultra-long cables exceeding 100m at 6 Gb/s over wirebond packaging
- Craftsman-like approach to production test and DFT
- Over 100 programmable settings to optimize for specific applications
- Integrated ESD achieving 2kV rating
Pricing and Availability
The OmniPhy HDMI 2.0 TX/RX SiIP are available now and is shipping on TSMC's 28-nm process node and will soon be available in additional process nodes including 40nm.
Interested customers can obtain more product information by contacting OmniPhy at sales@omniphysemi.com. Additionally OmniPhy offers comprehensive design-in assistance, including on-site customer support.
About OmniPhy
OmniPhy is a leading provider of differentiated interface IP, offering customers greater design margins and fast time-to-market for emerging standards, and implementation of linear PHY systems. The company is dedicated to helping customers accelerate their design cycles and focus on their core competencies, so they can win in their markets.
The SiIP platforms focus on power and performance, yield, and testability - offering best-in-class silicon-proven IP in the most advanced technologies.
The company is headquartered in San Jose, California, with worldwide engineering centers including San Diego, California, Hyderabad, India, and Bangalore, India.
For more information visit www.omniphysemi.com.
|
Related News
- Synopsys Launches DesignWare HDMI 2.0 TX/RX Controller and PHY IP for Ultra High-Definition Multimedia Experience
- T2M IP Unveils Cutting-Edge HDMI 2.0 Tx PHY & Controller IP Cores are available for immediate licensing for your advanced diverse applications
- Announcing superfast, HD Audio & Video through HDMI 2.0 Tx & Rx PHY & Controller IP Cores uncompressed data transfer in 28HPC+ and 12FFC!
- Embrace the new age of ultra-high-definition multimedia with HDMI 2.0 Rx PHY IP Cores in 12FFC process technology with matching controller
- HDMI 2.0 Tx PHY and Controller IP Cores is available with Source Code license (Unlimited use with modification rights)
Breaking News
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |