Optimised intellectual property (IP) cores for use with Altera's Excalibur ARM-based devices are now available through the Altera Megafunction Partnership Program
IP for Excalibur
By David Larner,
October 18, 2001 (2:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011018S0056
Optimised intellectual property (IP) cores for use with Altera's Excalibur ARM-based devices are now available through the Altera Megafunction Partnership Program (AMPP). Eureka Technologies, Mentor Graphics, PLDApplications, inSilicon Corporation, and NewLogic Technologies worked with Altera engineers to optimize IP from their portfolios for use with Excalibur devices. Excalibur provides single chip-integration of a high-performance 200MHz ARM922T processor core, programmable logic, on-chip memory, and key peripherals. This week Altera began shipping in volume production the first member of its ARM-based Excalibur embedded processor solutions. Currently available cores include solutions for USB 1.1, USB 2.0, Bluetooth, PCI, UART and I2C. Altera has also launched an Excalibur Partner Program to give access to a full range of third-party development tools for the Excalibur embedded processor solution and the Nios soft processor core.
Related News
- Eureka Technology IP Cores Now Available for Altera's ARM®-Based Excalibur[tm] Devices
- MiSPO Co., Ltd. Provides Real-Time Operating System Support Through Altera's Excalibur Partner Program
- Mentor Graphics Delivers Communications Standards-based IP Cores for Use with Altera Excalibur ARM-Based Family
- Agnisys Joins Arm Partner Program and Releases Solution Brief for Functionally Safe Arm-Based SoC Design
- Arm and TSMC Demonstrate Industry's First 7nm Arm-based CoWoS Chiplets for High-Performance Computing
Breaking News
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
- RaiderChip Hardware NPU adds Falcon-3 LLM to its supported AI models
Most Popular
E-mail This Article | Printer-Friendly Page |