HEVC/H.265 4K decoder IP & compliance streams, by Allegro DVT, at ARM TechCon'13
October 21, 2013 -- Allegro DVT will be showcasing its innovative HEVC/H.265 products at ARM TechCon’13:
- Main/Main10 4K@60Hz HEVC Hardware Decoder IP.
- HEVC Compliance Streams.
Allegro DVT will demonstrate the final, immediately available, ready for tape out, version of its HEVC Main10 profile 4K@60fps video decoder IP.
The demonstration is built around an FPGA board supporting Allegro DVT’s AL-HEVC-D decoding IP. This product is the industry’s first fully compliant HEVC decoding IP supporting both Main / Main10 profiles, and capable of processing up to 4K resolution at 60fps.
Allegro DVT's AL-HEVC-D is a state-of-the-art hardware IP block developed to enable end products with the next generation HEVC (High Efficiency Video Coding) standards.
Allegro DVT will also demonstrate its Main/Main 10 HEVC Compliance Streams, which is the only complete solution for HEVC decoder validation, including:
- Syntax streams: ensure that decoders support all HEVC coding tools.
- Stress streams: test decoding speed (i.e. capability to decode worst case streams in real-time).
- Error resilience streams: test decoders’ behaviour with non-compliant streams.
Allegro DVT HEVC compliance tests streams were already licensed worldwide by more than 25 IC vendors.
Feel free to come and meet us at ARM TechCon’13, on booth #1114, 29-31 Oct 2013.
About Allegro DVT
Allegro DVT is a leading provider of H.264/MPEG-4 AVC|SVC|MVC and HEVC/H.265 solutions, including industry standard compliance test suites, H.264/MPEG-4 AVC and HEVC/H.265 encoder, codec and decoder silicon (RTL) IPs; and multiscreen encoders and transcoders. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
For more information, visit Allegro DVT's Website www.allegrodvt.com.
|
Allegro DVT Hot IP
Related News
- Allegro DVT demonstrates its HEVC/H.265 Video Encoder IP and Compliance Streams at ARM TechCon 2014
- 35 IC Vendors already adopted Allegro DVT HEVC/H.265 Compliance Streams
- Live demonstration of Allegro DVT's HEVC/H.265 Main10 video decoder IP at IBC 2013
- 25 IC vendors adopt Allegro DVT HEVC/H.265 compliance streams
- Allegro DVT Launches Industry's First HEVC Scalable Extension (SHVC) Compliance Streams
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |