Chang to Remain 'Ultimate Authority' at TSMC
Peter Clarke, Electronics360
17 October 2013
Morris Chang, chairman and CEO of foundry Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), said Thursday (Oct. 17) that he would step down as CEO by June 2014, but made it clear he would still be calling the shots as chairman.
In a conference call with analysts to discuss TSMC's third quarter results, Chang, who is 82 years old, took a few minutes to discuss the much-anticipated CEO succession at the foundry.
"The bottom line is we do plan to appoint a CEO, or two co-CEOs, before June of next year," Chang said.
But Chang—who founded TSMC in 1987—added that he plans to continue as a "hands-on chairman," repeating the phrase several times. He went further, referencing Taiwanese company law, stating: "Under Taiwan law, the chairman is always the ultimate authority. There is no such thing as a non-executive chairman in Taiwan, or an executive chairman. The title of chairman admits no modifier and is always the ultimate authority."
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset