eASIC and CST Reduce Multi-Level Package Design and Simulation Time by up to 5x
eASIC and Computer Simulation Technology (CST) to demonstrate up to 5x reduction in co-simulation time for multi-level PCB package design
Santa Clara, CA – October 29, 2013 – eASIC® Corporation, a leading provider of Single Mask Adaptable ASIC™ devices and Computer Simulation Technology (CST) have teamed up to significantly reduce multi-level PCB package design and simulation. The solution will be presented at the Industry Spotlight session at EPEPS 2013 (Electrical Performance of Electronic Packaging and Systems) on October 28th
The solution focuses on PCB package co-design and provides accurate, effective decomposition and segmentation modeling techniques for PCB package systems co-simulation. The techniques allow accurate accounting of all discontinuities present at the package interface while saving significant computational effort and resources. The methodologies reduce co-simulation time by up to 5X when compared to the full model simulation, while preserving higher accuracy when compared to traditional partitioning practices.
About eASIC
eASIC® is a fabless semiconductor company offering breakthrough single mask ASIC devices aimed at dramatically reducing the overall cost and time-to-production of customized semiconductor devices. Low-cost, high-performance and fast-turn ASIC and System-on-Chip designs are enabled through patented technology utilizing via-layer customizable routing. This innovative fabric allows eASIC to offer a new generation of ASICs with significantly lower up-front costs than traditional ASICs.
Privately held eASIC Corporation is headquartered in Santa Clara, California. Investors include Khosla Ventures, Kleiner Perkins Caufield and Byers (KPCB), Crescendo Ventures, Seagate Technology (NASDAQ:STX) and Evergreen Partners. For more information on eASIC please visit www.easic.com.
About CST
CST develops and markets high performance software for the simulation of electromagnetic fields in all frequency bands. Its success is based on the implementation of leading edge technology in a user- friendly interface. CST’s customers are market leaders in industries as diverse as Telecommunications, Defense, Automotive, Electronics, and Medical Equipment. Today CST employs 190 sales, development, and support personnel, and enjoys a leading position in the high frequency 3D EM simulation market. Further information about CST can be found at www.cst.com.
|
Related News
- Cadence Delivers Machine Learning-Optimized Xcelium Logic Simulation with up to 5X Faster Regressions
- Defacto Technologies Announces Synapse Design in collaboration with a major semiconductor company Reduces Simulation Time by 5X When using Defacto's RTL Design Solutions
- Synopsys Launches Pre-Wafer Simulation Solution to Reduce Semiconductor Process Development Time
- Monterey Design And Artisan Components To Deliver Integrated Solution To Help Reduce Ramp-Up Time For Advanced Processes
- Global Semiconductor Sales Decrease 8.7% in First Quarter; March Sales Tick Up Month-to-Month for First Time Since May 2022
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |