Agere licenses BIST technology from LogicVision to reduce test costs
![]() |
Agere licenses BIST technology from LogicVision to reduce test costs
By Semiconductor Business News
June 4, 2002 (5:52 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020604S0052
SAN JOSE -- LogicVision Inc. today announced that Agere Systems Inc. has licensed its built-in-self-test (BIST) technology for use in its chip lines. Under the agreement, Agere will use LogicVision's Embedded Test 4.0 for its hierarchical test design, debug and seamless integrated manufacturing test infrastructure. LogicVision's embedded test solution allows integrated circuit designers to embed test functionality into a semiconductor design. As part of the multi-year agreement, Agere will deploy Embedded Test 4.0 to its design groups, delivering time-to-market value by reducing design-for-test implementation and verification time.
|
Related News
- Q-Star Test nv joins LogicVision Ready™ partner program to help further reduce test costs and enhance yield
- Synopsys Advances Test Fusion Technology with Test Points to Reduce Manufacturing Costs and Boost Quality
- Synopsys Announces DFTMAX Ultra to Significantly Reduce Silicon Test Costs
- Mentor Graphics Acquires LogicVision; Unites BIST, ATPG and Test Pattern Compression Technologies
- TranSwitch(R) Corporation Licenses MIPS32(R) 4KEc(R) Pro Processor Core to Reduce Development Costs, Speed Time-to-Market
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |