Dolphin Integration PWM audio DAC at 55 nm densest ever for STB and wireless audio devices
Grenoble, France -- October 31, 2013 -- Dolphin Integration rolls out sDACa-MT1.01, an ultra dense Pulse Width Modulated DAC for audio applications embedding valuable features for easier SoC integration while supporting sound amplifiers with both analog and digital inputs:
- Support both line-out and power amplifiers
- Anti Pop-up Noise control signal
- Spread-spectrum feature for safe integration with RF emitter/receiver
- PLL-less feature to prevent jitter issues on DAC master clock
- Jerk-less feature to prevent performance drop due to jitter on audio signal
- Delivered with advanced views enabling Noise Propagation Checks (NPC)
This stereo product has been designed to support most worldwide STB standards. Its flexibility makes such a silicon IP also appreciable for various applications such as docking station, digital radio or smart TV. sDACa-MT1.01 can reach performances up to 105 dB of SNR on the application schematics. Moreover, its low silicon area under 0.2 mm2 at 55 nm combined to the low needed Bill-of-Material cost are the perfect match for making cost effective SoC targeting high volume markets.
Availability: At 55 nm but easily retargetable over the range between 28 nm to 180 nm at TSMC and SMIC.
Measurement reports on FPGA and silicon: available on demand.
For further information on IP product sDACa-MT1.01, please visit us, or contact us at jazz@dolphin.fr.
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment. In addition strong experiences in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, make them a genuine one-stop shop covering all customers’ needs for specific requests.
|
Dolphin Design Hot IP
Related News
- Shanghai Zhaoxin Semiconductor Co., Ltd. licenses Dolphin Integration ultra dense audio DAC for its next generation of Set Top Box
- Shanghai Zhaoxin Semiconductor Co., Ltd. licenses Dolphin Integration ultra dense audio DAC for its next generation of Set Top Box
- Dolphin Integration unveils the new generation of PWM audio DAC for Set-Top-Boxes at 28 nm and 40 nm
- Audio Converter IP - Dolphin Integration exceed STB audio standards with 106 dB of SNR measured on PWM DAC qualifier
- Dolphin Integration unveils extremely dense audio CODECs for application processors at 28 nm and 16 nm
Breaking News
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- TSMC drives A16, 3D process technology
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |