Design & Reuse to Host TLMCentral Web Portal
Synopsys' Transfer of TLMCentral to Design & Reuse IP Portal Enables Easy Search of More Than 1000 IP Models to Speed SoC Software Development
MOUNTAIN VIEW, Calif., Nov. 6, 2013 - Synopsys, Inc. (Nasdaq:SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, and Design & Reuse, an industry leading web and B2B portal for the IP/SoC marketplace, today announced the immediate hosting of TLMCentral web portal on the Design & Reuse resource catalog. All users of the TLMCentral web portal will now be redirected to the TLMCentral site on Design & Reuse. The integration with Design & Reuse eases the search for IP and TLMs by system-on-ship (SoC) design teams and enables IP and modeling companies to increase their visibility by promoting their models and virtual prototypes through a single source.
"Design & Reuse is serving the needs of embedded software developers with our dr-embedded.com microsite," said Gabriele Saucier, chief executive officer at Design & Reuse. "With the addition of the TLMCentral model catalog we are adding important model information required by SoC teams who seek to build upon existing IP models as a part of their virtual prototype development. The availability of these models helps software development teams quickly deploy their virtual prototypes."
Adoption of solutions that enable early software development and testing are a top priority for software developers facing the challenge of porting existing software stacks to new architectures, such as migrating legacy code from single core to multicore. Transaction-level models are the foundation of virtual prototyping and when combined represent a complete system. Virtual prototypes allow software teams to tackle the increasing amount of software in electronic devices up to 12 months before silicon availability.
The software for a complex, multicore SoC consists of numerous layers including the operating system, drivers, security software, boot code and middleware. The availability of virtual prototypes, based on the combination of models from different IP vendors, is required to accomplish early software development tasks. To ensure easy creation of these virtual prototypes, IP vendors developed models that comply with the SystemC TLM-2.0 standard. The listing of these models from across the industry on Design & Reuse's TLMCentral portal helps speed up virtual prototype development and enable software developers to reduce system-level modeling overhead.
"Synopsys is heavily invested in virtual prototype creation and early software development tools, as well as providing SystemC TLM-2.0 compliant models for our DesignWare® Interface IP," said John Koeter, vice president of marketing for IP and systems at Synopsys. "We initiated TLMCentral as an industry-wide web portal to offer a unique aggregation point for transaction-level models, easing the creation of virtual prototypes. Having Design & Reuse host TLMCentral as part of their well-known online resource catalog helps increase awareness and availability of models to an even wider audience."
To learn more about what TLMCentral contributors are saying about the benefits of a centralized portal enabling the easy search of transaction-level models for virtual prototyping development, please go to http://www.dr-embedded.com/tlmcentral/quotes.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at http://www.synopsys.com.
About Design & Reuse
Design & Reuse (D&R) was founded in 1997, the same year it launched its IP web portal, www.design-reuse.com. Today Design-Reuse.com is the industry's premier online IP/SoC marketplace, viewed by 70,000 absolute unique visitors per month (source: Google Analytics). As part of its continuing commitment to support the needs of the electronic design industry, D&R has extended its scope to cover new higher level design approaches with its new site, www.dr-embedded.com. The new site provides a venue for connecting system designers with vendors of subsystems, platforms, and middleware.
D&R also continues to maintain its focus on streamlining IP-based design with its Enterprise IP Management System (IPMS) offering, a Java/XML multi-application, configurable enterprise platform offering the most innovative and straightforward solution for internal and external IP management. This enterprise platform is used today by major telecom companies, fabless IC vendors and IP providers for all facets of internal and external IP management.
|
Synopsys, Inc. Hot Verification IP
Related News
- Faraday Joins Design & Reuse Web Portal for IP and SoC Exchange
- True Circuits Joins Design & Reuse Web Portal for IP and SoC Exchange
- Design And Reuse adds Actel to its IP web portal
- First Industry-Wide Web Portal for Transaction-Level Model Access Welcomes Model Developers and Users
- Carbon Design Systems Adds ARM Cortex-A15 Models to its IP Exchange Web Portal
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |