CoinTerra and Open-Silicon Announce Tape Out of GoldStrike1 ASIC
Austin, TX -- November 11, 2013 -- CoinTerra®, (http://www.cointerra.com) the performance and value leader in ASIC Bitcoin mining solutions, and design partner Open-Silicon® (http://www.open-silicon.com) today announce the tape out of GoldStrike1™ 28nm ASIC Chip.
The GoldStrike1 ASIC will provide CoinTerra’s customers with the highest performance Bitcoin mining equipment in the market at the lowest price and the lowest power consumption. The ASIC is expected to exceed 500 Gh/s in hash performance, packing around 1.5 GH/s per mm2 while consuming less than 0.6 W per Gh/s.
CoinTerra’s chip will lead the market in two important metrics: Gigahash per unit die area (Gh/mm2) and energy per hash (J/Gh). These measures guarantee the lowest price and operating cost, and are essential in providing long term ROI for Bitcoin miners.
“In Bitcoin mining hardware, the factors that matter the most are the speed of hashing and the consumption of power. The CoinTerra GoldStrike1 based TerraMiner series is poised to be the leanest and most powerful Bitcoin mining line in the market.” Ravi Iyengar, CEO – CoinTerra Inc.
The GoldStrike1 chip is fabricated at Global Foundries using the 28nm HPP process, ensuring high clock speed and performance, at lowest possible power consumption. CoinTerra’s manufacturing and production lines stand ready for the arrival of the GoldStrike1.
“CoinTerra is an exciting company with an industry leading roadmap and several challenging ASICs on the roadmap. The first generation device required pushing boundaries on thermal, timing and power. Open-Silicon is pleased with the results of this design.” – Naveed Sherwani, CEO – Open-Silicon, Inc.
With the first two batches of TerraMiners now sold out, CoinTerra is opening sales of TerraMiner batch 3 with delivery in February 2014.
To order a TerraMiner IV visit http://cointerra.com/shop/
About CoinTerra®
CoinTerra designs and produces best-in-class Bitcoin mining ASIC processors and systems. The company’s state-of-the-art design methodologies and advanced architectures enable the delivery of Bitcoin mining solutions with the highest performance ASICs for the lowest power and die area. CoinTerra boasts a highly experienced engineering team of semiconductor architects and designers who have previously designed some of the world’s highest performance CPUs, GPUs and chipsets for NVIDIA®, Intel®, Samsung®, Qualcomm® and Nortel®. https://cointerra.com
About Open-Silicon®
Open-Silicon, a leading supplier and developer of customer-specific products (CSPs), provides ASICs, platforms, concept-to-parts development, customized IP, low-effort derivative design, and state-of-the-art manufacturing solutions. With Open-Silicon, customer’s benefit from global engineering including an ARM® Technology Center of Excellence, advanced SerDes integration, 2.5D interposer-based package engineering, experienced architects, leading-edge physical design methodology, and embedded software development, all leveraging the industry's best technology from both Open-Silicon and the open market. For more information, visit Open-Silicon's website at http://www.open-silicon.com or call 408-240-5700.
|
Related News
- Synapse Design and Flex Logix Tape Out Mutual Customer ASIC on a New Process in Less Than a Year Using Embedded FPGA (eFPGA) Technology
- Open-Silicon, Credo and IQ-Analog Showcase Complete End-to-End Networking ASIC Solutions at OFC 2018
- Open-Silicon Tapes Out Industry's First High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASICs in 16nm FF+
- Open-Silicon to Showcase Breadth of ASIC Solutions at CDNLive 2016, Bangalore, India
- Open-Silicon Shows Breadth of ASIC Solutions at DAC 2015
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |