Industry View: Addressing Datacom Memory Pain Points
Kristin Lewotsky
10/29/2013 09:00 AM EDT
SANTA CLARA, Calif. — According to some estimates, 90 percent of the world's data has been produced in the past two years. Users talk airily about the cloud, but the reality is that all of those bits and bytes have to reside somewhere, typically in datacenters where they must be managed, monitored, and accessed.
That makes for some startling market numbers. The data communications infrastructure market is estimated by Gartner at $10 billion, and its compound annual bandwidth growth rate is expected to be 40 percent. Of that, the SoC memory market, including routers, Ethernet devices, storage-area networking infrastructure, mobile infrastructure, etc., is on the order of $250 million or more.
As the era of terabit computing looms ever closer, the challenges only compound. We talked with Sundar Iyer, CEO and co-founder of Memoir Systems, and Shadab Nazar, Memoir's director of product management, about power, performance, the search for smarter memory, and the battle for speed.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Related News
- Memoir Systems Introduces Renaissance for Datacom Memory IP Enabling Terabit Computing
- Industry View: Doug Wong of Toshiba on the Future of Memory
- Blueshift Memory starts £2.77 million development project with AP Memory and Syntronix of Taiwan
- CHERI Protects Memory at the Hardware Level
- Flash Memory LDPC Decoder IP Core Available For Integration From Global IP Core
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset