7 µW always on Audio feature extraction with filter banks on TSMC 22nm uLL
Eutecus Multi-core Video Analytics Engine enables traffic management solution
November 13, 2013 -- Dong Shi Yuan (D.S.Y.) Technologies (Beijing, China) have launched a traffic management solution powered by the Multi-core Video Analytics Engine (MVE) IP of Eutecus embedded in an Altera Cyclone IV FPGA chip. The video analytics engine achieves full-frame detection of various traffic events like accident, traveling in wrong direction, and so on, for one to eight video feed channels at standard definition, or two channels in high definition. Its cutting-edge real-time, frame-by-frame detection capability guarantees high detection rates while dramatically reducing incidences of data misinterpretation and improving practicality. A recent test done by DSY indicated that this analyzer achieves up to 99 percent detection rate on a highway during daytime under various conditions.
Related News
- Think Silicon Announces a New Scalable Multi-Core GPU Product Suite with Extended Graphics and Video Functionality
- UltraSoC announces integrated multi-core debug, visualization and data science / analytics suite
- Altera and Eutecus Single-chip, FPGA-Based Solutions "See" and Provide Intelligent Vision for Smart Cities
- Xilinx Enables OEMs to Develop Smarter Broadcast Solutions With Availability of its Real-Time Video Engine 2.1
- Altera and Eutecus Provide FPGA-Based Video Analytics Solution for Multi-Channel D1 Resolution Video Surveillance Systems
Breaking News
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- Veriest Solutions Strengthens North American Presence at DVCon US 2025
- Intel in advanced talks to sell Altera to Silverlake
- Logic Fruit Technologies to Showcase Innovations at Embedded World Europe 2025
- S2C Teams Up with Arm, Xylon, and ZC Technology to Drive Software-Defined Vehicle Evolution
Most Popular
- Intel in advanced talks to sell Altera to Silverlake
- Arteris Revolutionizes Semiconductor Design with FlexGen - Smart Network-on-Chip IP Delivering Unprecedented Productivity Improvements and Quality of Results
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- YorChip announces Low latency 100G ULTRA Ethernet ready MAC/PCS IP for Edge AI
- AccelerComm® announces 5G NR NTN Physical Layer Solution that delivers over 6Gbps, 128 beams and 4,096 user connections per chipset
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |