Faraday Increases Performance of Its Largest SoC by Utilizing Cadence Digital Implementation and Verification Solutions
SAN JOSE, CA -- Nov 18, 2013 -- Cadence Design Systems, Inc., a leader in global electronic design automation, today announced that Faraday Technology Corp., based in Hsinchu, Taiwan, deployed a full Cadence(R) tool flow to create its largest System-on-Chip (SoC), a 300-million-gate design for a 4G base station. By using Cadence Encounter(R) digital design tools in Faraday's hierarchical flow, the design team completed this complex SoC, from data-in to tapeout, in just seven months.
Faraday successfully reduced the time for each prototyping run of this SoC design from two weeks to 3-5 days by leveraging the Encounter Digital Implementation (EDI) System, including GigaOpt multithreaded optimization and advanced analysis, Encounter Conformal(R) Equivalence Checker (EC) for hierarchical EC compare methodology, and integrated signoff tools for RC extraction and timing analysis.
Additional Cadence products used include Incisive(R) Enterprise Simulator, Verification Intellectual Property (VIP), Encounter Power System, Allegro(R) Package Designer and Allegro Sigrity(TM) signal and power integrity solutions.
"This SoC was the biggest project we've undertaken, and is the most complex one ever in Taiwan, so we compiled the best tool set we could to ensure success -- in performance, quality and in time to market," said Jason Hung, RD vice president of Faraday. "Cadence's wide array of digital implementation and verification products plus the level of support we received helped us achieve all our goals."
For more information about this project, click here. Faraday plans to discuss this project at Embedded Technology 2013 Conference and Exhibition in Yokohama, Japan, Nov. 20-22.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry.
|
Cadence Hot IP
Related News
- Avago Technologies Improves Performance by 57% on 28nm IC Using Cadence Encounter Digital Implementation System
- Brite Semiconductor Improves Quality of Results and Reduces Time to Market for Four SoC Designs with Cadence Digital Implementation and Signoff Tools
- Global Unichip Corporation Uses Cadence Encounter Digital Implementation System to Complete Its First Production Design on TSMC 16FF+ Process
- Cadence Incisive 13.2 Platform Sets New Standard for SoC Verification Performance and Productivity
- NXP Semiconductors Accelerates Design Cycle using New Cadence Encounter Digital Implementation System for Industry’s First 45nm Digital TV Processor
Breaking News
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Cadence Unveils Arm-Based System Chiplet
Most Popular
- Cadence Unveils Arm-Based System Chiplet
- CXL Fabless Startup Panmnesia Secures Over $60M in Series A Funding, Aiming to Lead the CXL Switch Silicon Chip and CXL IP
- Esperanto Technologies and NEC Cooperate on Initiative to Advance Next Generation RISC-V Chips and Software Solutions for HPC
- Eliyan Ports Industry's Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Arteris Selected by GigaDevice for Development in Next-Generation Automotive SoC With Enhanced FuSa Standards
E-mail This Article | Printer-Friendly Page |