English
Intel to Customize High-End Processors
R. Colin Johnson, EETimes
11/20/2013 07:50 AM EST
PORTLAND, Ore. — Intel revealed its roadmap for the future of technical computing, including customizing its high-end Xeon and Xeon Phi processors, at this week's Supercomputing Conference (SC13), Nov. 17-22 in Denver. The company promised to start housing memory chips inside the same package with its processors as well as integrating stacked memory dies onto future processors along with integrated high-speed switches and optical fabrics.
"We have the transistor budget to do customized innovation, and secondly we have a design methodology for system-on-chip and an architectural modularity that allows us the ability to work with our customers to customize products at various levels," said Rajeeb Hazra, Intel's vice president of the technical computing group and general manager of the datacenter group, in an interview with EE Times. "We are moving forward into workload-optimized architectures at a level of collaboration with our customers that we hadn't done previously."
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related News
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- EEMBC Launches Embedded Industry's First Floating-Point Benchmark Suite Targeting Microcontrollers to High-End Multicore Processors
- New Freescale 28-nm QorIQ AMP Series Processors Deliver High-End Features and Ultra-Low-Power Operation
- S3 core eyes high-end graphics processors
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity