Xilinx 20nm All Programmable UltraScale Portfolio Now Available with ASIC-class Architecture and ASIC-strength Design Solution
Detailed device tables, product documentation, design tools, and methodology support now available for Kintex mid-range and Virtex high-end 20nm UltraScale families
SAN JOSE, Calif., Dec. 10, 2013-- Xilinx, Inc. (NASDAQ: XLNX) today announced availability of its 20nm All Programmable UltraScale™ portfolio with product documentation and Vivado® Design Suite support. Xilinx shipped its first 20nm silicon in early November 2013, continuing to execute on an aggressive UltraScale device rollout. These devices deliver an ASIC-class advantage with the industry's only ASIC-class programmable architecture coupled with the Vivado ASIC-strength design suite and UltraFast™ design methodology.
The new Xilinx® UltraScale product portfolio extends Xilinx's market leading Kintex® and Virtex® FPGA and 3D IC families, based on the UltraScale architecture and the superior gate density of TSMC's 20SoC process. UltraScale devices enable 1.5x to 2x realizable system performance and integration, and consume up to half the power, relative to currently available solutions. These devices deliver next generation routing, ASIC-like clocking, and enhancements to logic and fabric to eliminate interconnect bottlenecks while supporting consistent device utilization of more than 90% without performance degradation.
"Xilinx continues to lead in technology innovation and ground breaking product offerings that enable fastest time to market," said Moshe Gavrielov, president and CEO at Xilinx. "UltraScale devices bring our customers ASIC-class capabilities by coupling our UltraScale ASIC-class architecture with our Vivado ASIC-strength design suite and UltraFast methodology. The combination of these silicon and design solutions enable the fastest path to achieve significant systems differentiation for our customers, and enables a far superior alternative to ASICs and ASSPs."
"Our collaboration with Xilinx has resulted in the development and deployment of many new technologies and methodologies," said TSMC President and Co-CEO, Dr. Mark Liu. "With the introduction of the first 20nm UltraScale Architecture products, Xilinx and TSMC demonstrate how the synergy between silicon process and device architecture extracts maximum product performance and results in the highest system value."
Kintex UltraScale Family
The new Kintex® UltraScale™ FPGAs deliver up to 1.16M logic cells, 5,520 optimized DSP slices, 76 Mbits of BRAM, 16.3Gbps backplane-capable transceivers, PCIe® Gen3 hard blocks, integrated 100Gb/s Ethernet MAC and 150Gb/s Interlaken IP Cores, and DDR4 memory interfaces. Initially introduced as part of the 28nm Xilinx 7 series family, Kintex devices established the new mid-range category of best price-performance at the lowest power. Kintex UltraScale devices are designed to continue leadership in this category to meet the requirements for the growing number of key applications including:
- 8K/4K Super High Vision Displays and Equipment
- 256-channel Ultrasound
- 8X8 Mixed Mode LTE and WCDMA radio with smart beamforming
- 100G Traffic Management/NIC
- DOCSIS 3.1 CMTS equipment
Virtex UltraScale Family
Also setting new industry standards, the new Virtex® UltraScale™ devices provide unprecedented levels of performance, system integration and bandwidth on a single chip. The largest family member delivers 4.4M logic cells, 1,456 user I/Os, 48 x 16.3 Gb/s backplane-capable transceivers and 89 Mbits of Block RAM, breaking previous records by more than doubling Xilinx's industry's highest capacity Virtex-7 2000T device and delivering a staggering 50M equivalent ASIC gates. Virtex UltraScale devices include 28Gb/s backplane-capable and 33Gb/s chip-to-optics transceivers, in addition to integrated PCIe Gen3, 100Gb/s Ethernet MAC and 150Gb/s Interlaken IP cores, and DDR4 memory interfaces to support multi-hundred gigabit-per-second levels of system performance with smart processing at full line rates.
The system performance and capacity delivered with the Virtex UltraScale family makes these devices the logical choice for the most challenging applications such as:
- Single chip 400G MuxSAR
- 400G Transponder
- 400G MAC-to-Interlaken bridge
- Emulation and Prototyping
Xilinx® UltraScale™ devices provide the same performance of the logic fabric and key architectural blocks across the entire UltraScale portfolio, enabling a scalable and optimized architecture. Moreover, with footprint compatibility between families, Kintex UltraScale FPGAs provide a clear migration path to Virtex UltraScale devices. To learn what Xilinx Alliance Program members are saying about the new UltraScale products, read quotes below.
Availability
Xilinx UltraScale devices are sampling now. UltraScale devices are supported in the Vivado Design Suite 2013.4 release and full product documentation is now available at www.xilinx.com/kintex-ultrascale and www.xilinx.com/virtex-ultrascale. To learn more about the UltraScale architecture and to see a video of the industry's first 20nm silicon demonstrating 16.3Gbps over a backplane visit www.xilinx.com/ultrascale.
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs, and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
Quote Sheet
"As a Xilinx Alliance Member providing leading-edge OTN IP solutions, Aliathon has already demonstrated 100G OTL4.4 utilizing 4x27.95G optical transceivers in Xilinx® 7 series FPGAs. The UltraScale™ architecture and feature-set allows us to address next generation packet-optical requirements. We are actively porting our IP portfolio to Xilinx UltraScale to deliver these integrated solutions for our mutual customers."
Alan McDade, Commercial Director, Aliathon Ltd.
"Alpha Data is excited to feature off-the-shelf solutions based on the latest Xilinx UltraScale™ devices. Our next generation of rugged embedded and data center boards will have unprecedented throughput speed and performance. The enhanced features of UltraScale such as hardened PCIe® Gen3 and 100G EMAC blocks will provide leading edge solutions without compromising power efficiency."
Adam Smith, CEO, Alpha Data
"ADI's high-speed data converters combined with Xilinx's UltraScale™ FPGA platforms creates a compelling customer solution to drive advances in the simplified application of real-world signal processing solutions. ADI is supporting UltraScale with complete reference designs including HW, SW, HDL, Schematics, drivers and sample applications in the areas of high speed data acquisition, Motor Control, SDR, JESD204B and High Speed Converters."
Emre Onder, VP of Marketing, Analog Devices, Inc.
"As a Xilinx Premier Design Services Alliance Member, Fidus is often working on the leading edge of technology to accelerate new product development schedules for our OEM customers. We are extremely impressed with Xilinx's UltraScale™ architecture, coupled with the productivity provided by Vivado®, and see great opportunities for our clients to realize uniquely advanced systems with this technology in our primary markets of Wired Comms, Aerospace & Defense, Test & Measure, and Broadcast Video. And as a participant in Xilinx's UltraScale Early Access program, Fidus will be introducing a JESD204B prototyping solution concurrent with Xilinx's UltraScale platform rollout."
John Bobyn, VP Engineering, Fidus Systems, Inc.
"Helion has been a long-term established member of the Xilinx Alliance Program, providing highly optimized cryptography and loss-less compression IP for Xilinx customers worldwide. We are very impressed with Xilinx's UltraScale™ architecture. In particular, the new fabric performance will enable our already optimized solutions to run at even higher data rates and with fewer FPGA resources. Helion is committed to a broad rollout of our IP cores on Xilinx UltraScale in early 2014."
Graeme Durant, CEO, Helion Technology Limited
"Thanks to UltraScale™ performance increase, intoPIX can offer extremely compact UHDTV 4K/8K JPEG2000 IP-cores. UltraScale's low-power architecture combined with the new intoPIX TICO ultra-light visually lossless compression also brings the perfect solution to transport efficiently high quality video over IP."
Gael Rouvroy, CTO, intoPIX
"As a Xilinx Premier IP Alliance Member, Northwest Logic and Xilinx collaborate closely on connectivity solutions for Xilinx OEMs worldwide. The new clocking architecture is particularly impressive, and we appreciate the ease of migrating our IP from Kintex® UltraScale™ to Virtex® UltraScale in the same high-performance fabric. Northwest Logic is already working to release its DMA core and other IPs on Xilinx UltraScale, packaged for the Vivado IP Integrator flow, and we look forward to continued synergies with Xilinx."
Brian Daellenbach, President, Northwest Logic, Inc.
"Tokyo Electron Device believes that Xilinx's UltraScale™ FPGA is the perfect solution for high performance applications, such as 8K4K video, which requires the enhanced logic blocks, high performance fabric, 100G EMAC, DDR4 memory support, and other advanced features of this new 20nm platform. TED, as a Xilinx Premier Alliance Member, will be introducing UltraScale FPGA development platforms including FMC interface cards such DisplayPort1.2, 6/12G-SDI, and VxOne in order to accelerate design productivity for our mutual customers."
Yasuo Hatsumi, Vice President & General Manager of EC Product Business, Tokyo Electron Device
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Tapes-Out First 20nm All Programmable Device with First UltraScale ASIC-class Programmable Architecture
- Xilinx Introduces UltraScale Multi-Processing Architecture for the Industry's First All Programmable MPSoCs
- Xilinx Tapes-out First Virtex UltraScale All Programmable Device as Part of Industry's Only High-End 20nm Family
- Xilinx 20nm All Programmable Portfolio Builds on 28nm Breakthroughs to Stay a Generation Ahead
- Xilinx Expands into New Applications with Cost-Optimized UltraScale+ Portfolio for Ultra-Compact, High-Performance Edge Compute
Breaking News
- Arm loses out in Qualcomm court case, wants a re-trial
- Jury is out in the Arm vs Qualcomm trial
- Ceva Seeks To Exploit Synergies in Portfolio with Nano NPU
- Synopsys Responds to U.K. Competition and Markets Authority's Phase 1 Announcement Regarding Ansys Acquisition
- Alphawave Semi Scales UCIe™ to 64 Gbps Enabling >20 Tbps/mm Bandwidth Density for Die-to-Die Chiplet Connectivity
Most Popular
E-mail This Article | Printer-Friendly Page |